DE602004017454D1 - Speicherschnittstellenprotokoll zur unterscheidung von statusinformationen von lesedaten - Google Patents

Speicherschnittstellenprotokoll zur unterscheidung von statusinformationen von lesedaten

Info

Publication number
DE602004017454D1
DE602004017454D1 DE602004017454T DE602004017454T DE602004017454D1 DE 602004017454 D1 DE602004017454 D1 DE 602004017454D1 DE 602004017454 T DE602004017454 T DE 602004017454T DE 602004017454 T DE602004017454 T DE 602004017454T DE 602004017454 D1 DE602004017454 D1 DE 602004017454D1
Authority
DE
Germany
Prior art keywords
distinction
status information
reading data
interface protocol
storage interface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
DE602004017454T
Other languages
English (en)
Inventor
Pete D Vogt
James S Alexander
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of DE602004017454D1 publication Critical patent/DE602004017454D1/de
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
DE602004017454T 2003-06-03 2004-05-20 Speicherschnittstellenprotokoll zur unterscheidung von statusinformationen von lesedaten Active DE602004017454D1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/454,400 US7200787B2 (en) 2003-06-03 2003-06-03 Memory channel utilizing permuting status patterns
PCT/US2004/015984 WO2004109712A2 (en) 2003-06-03 2004-05-20 Memory interface protocol for distinguishing status information from read data

Publications (1)

Publication Number Publication Date
DE602004017454D1 true DE602004017454D1 (de) 2008-12-11

Family

ID=33510399

Family Applications (1)

Application Number Title Priority Date Filing Date
DE602004017454T Active DE602004017454D1 (de) 2003-06-03 2004-05-20 Speicherschnittstellenprotokoll zur unterscheidung von statusinformationen von lesedaten

Country Status (9)

Country Link
US (1) US7200787B2 (de)
EP (1) EP1629393B1 (de)
JP (1) JP4210301B2 (de)
KR (1) KR100896982B1 (de)
CN (1) CN100440188C (de)
AT (1) ATE412941T1 (de)
DE (1) DE602004017454D1 (de)
HK (1) HK1080190A1 (de)
WO (1) WO2004109712A2 (de)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6643752B1 (en) * 1999-12-09 2003-11-04 Rambus Inc. Transceiver with latency alignment circuitry
US6502161B1 (en) * 2000-01-05 2002-12-31 Rambus Inc. Memory system including a point-to-point linked memory subsystem
US7362697B2 (en) 2003-01-09 2008-04-22 International Business Machines Corporation Self-healing chip-to-chip interface
US8171331B2 (en) 2003-06-04 2012-05-01 Intel Corporation Memory channel having deskew separate from redrive
US7386768B2 (en) * 2003-06-05 2008-06-10 Intel Corporation Memory channel with bit lane fail-over
US7386765B2 (en) * 2003-09-29 2008-06-10 Intel Corporation Memory device having error checking and correction
US6996749B1 (en) * 2003-11-13 2006-02-07 Intel Coporation Method and apparatus for providing debug functionality in a buffered memory channel
US20050138267A1 (en) * 2003-12-23 2005-06-23 Bains Kuljit S. Integral memory buffer and serial presence detect capability for fully-buffered memory modules
US7417883B2 (en) * 2004-12-30 2008-08-26 Intel Corporation I/O data interconnect reuse as repeater
US7366931B2 (en) 2004-12-30 2008-04-29 Intel Corporation Memory modules that receive clock information and are placed in a low power state
US11328764B2 (en) 2005-09-26 2022-05-10 Rambus Inc. Memory system topologies including a memory die stack
US7464225B2 (en) 2005-09-26 2008-12-09 Rambus Inc. Memory module including a plurality of integrated circuit memory devices and a plurality of buffer devices in a matrix topology
US7562271B2 (en) 2005-09-26 2009-07-14 Rambus Inc. Memory system topologies including a buffer device and an integrated circuit memory device
US7444479B2 (en) 2005-12-28 2008-10-28 Alexander James W Fully buffered DIMM read data substitution for write acknowledgement
US7353316B2 (en) * 2006-03-24 2008-04-01 Micron Technology, Inc. System and method for re-routing signals between memory system components
US20070247185A1 (en) * 2006-03-30 2007-10-25 Hideo Oie Memory system with dynamic termination
US7345900B2 (en) * 2006-07-26 2008-03-18 International Business Machines Corporation Daisy chained memory system
US20080104424A1 (en) * 2006-10-31 2008-05-01 International Business Machines Corporation Systems and Methods to Reduce Deployment Security Exposure Using WOL
US7913128B2 (en) * 2007-11-23 2011-03-22 Mosaid Technologies Incorporated Data channel test apparatus and method thereof
JP5309938B2 (ja) * 2008-12-05 2013-10-09 富士通株式会社 要求処理装置、要求処理システムおよびアクセス試験方法
CN105474187B (zh) * 2013-09-27 2018-08-21 英特尔公司 把存储器控制器连接器映射到存储器连接器
US10216657B2 (en) 2016-09-30 2019-02-26 Intel Corporation Extended platform with additional memory module slots per CPU socket and configured for increased performance
US9818457B1 (en) 2016-09-30 2017-11-14 Intel Corporation Extended platform with additional memory module slots per CPU socket
CN109949850A (zh) * 2017-12-21 2019-06-28 光宝电子(广州)有限公司 储存系统与储存方法

Family Cites Families (46)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2643933A1 (de) 1976-09-29 1978-03-30 Siemens Ag Verfahren zur kennzeichnung von nutzund steuerzeichen in datenuebertragungssystemen
US6112287A (en) 1993-03-01 2000-08-29 Busless Computers Sarl Shared memory multiprocessor system using a set of serial links as processors-memory switch
IL96808A (en) 1990-04-18 1996-03-31 Rambus Inc Introductory / Origin Circuit Agreed Using High-Performance Brokerage
DE69519426T2 (de) 1994-03-22 2001-06-21 Hyperchip Inc Zellenbasierte fehlertolerante Architektur mit vorteilhafter Verwendung der nicht-zugeteilten redundanten Zellen
US6408402B1 (en) 1994-03-22 2002-06-18 Hyperchip Inc. Efficient direct replacement cell fault tolerant architecture
US6154826A (en) 1994-11-16 2000-11-28 University Of Virginia Patent Foundation Method and device for maximizing memory system bandwidth by accessing data in a dynamically determined order
US5867422A (en) 1995-08-08 1999-02-02 University Of South Florida Computer memory chip with field programmable memory cell arrays (fpmcas), and method of configuring
US5742840A (en) 1995-08-16 1998-04-21 Microunity Systems Engineering, Inc. General purpose, multiple precision parallel operation, programmable media processor
US6006318A (en) 1995-08-16 1999-12-21 Microunity Systems Engineering, Inc. General purpose, dynamic partitioning, programmable media processor
US5860080A (en) 1996-03-19 1999-01-12 Apple Computer, Inc. Multicasting system for selecting a group of memory devices for operation
JPH09293015A (ja) 1996-04-24 1997-11-11 Mitsubishi Electric Corp メモリシステムおよびそれに用いられる半導体記憶装置
US6125419A (en) 1996-06-13 2000-09-26 Hitachi, Ltd. Bus system, printed circuit board, signal transmission line, series circuit and memory module
US6092229A (en) 1996-10-09 2000-07-18 Lsi Logic Corporation Single chip systems using general purpose processors
US5922077A (en) 1996-11-14 1999-07-13 Data General Corporation Fail-over switching system
JP3455040B2 (ja) 1996-12-16 2003-10-06 株式会社日立製作所 ソースクロック同期式メモリシステムおよびメモリユニット
JP3127853B2 (ja) 1997-04-30 2001-01-29 日本電気株式会社 メモリ集積回路並びにこれを用いた主記憶システム及びグラフィクスメモリシステム
US5944797A (en) * 1997-05-28 1999-08-31 International Business Machines Corporation Data mover hardware controlled processing in a commanding system and in a commanded system for controlling frame communications on a link
US5898863A (en) 1997-06-03 1999-04-27 Emc Corporation Method and apparatus for determining I/O size distribution of an input/output system and its use for load simulation
US6757798B2 (en) 1997-06-30 2004-06-29 Intel Corporation Method and apparatus for arbitrating deferred read requests
US6442644B1 (en) 1997-08-11 2002-08-27 Advanced Memory International, Inc. Memory system having synchronous-link DRAM (SLDRAM) devices and controller
DE69836437T2 (de) 1997-12-05 2007-09-27 Intel Corporation, Santa Clara Speichersystem mit speichermodul mit einem speichermodul-steuerbaustein
US6968419B1 (en) 1998-02-13 2005-11-22 Intel Corporation Memory module having a memory module controller controlling memory transactions for a plurality of memory devices
US6970968B1 (en) 1998-02-13 2005-11-29 Intel Corporation Memory module controller for providing an interface between a system memory controller and a plurality of memory devices on a memory module
US6327205B1 (en) 1998-03-16 2001-12-04 Jazio, Inc. Signal latching of high bandwidth DRAM arrays when skew between different components is higher than signal rate
US6160423A (en) 1998-03-16 2000-12-12 Jazio, Inc. High speed source synchronous signaling for interfacing VLSI CMOS circuits to transmission lines
PL343258A1 (en) 1998-03-16 2001-07-30 Jazio High speed signaling for interfacing vlsi cmos circuits
US6510503B2 (en) 1998-07-27 2003-01-21 Mosaid Technologies Incorporated High bandwidth memory interface
US6493656B1 (en) * 1999-02-26 2002-12-10 Compaq Computer Corporation, Inc. Drive error logging
US6643752B1 (en) 1999-12-09 2003-11-04 Rambus Inc. Transceiver with latency alignment circuitry
US6502161B1 (en) 2000-01-05 2002-12-31 Rambus Inc. Memory system including a point-to-point linked memory subsystem
US6487102B1 (en) 2000-09-18 2002-11-26 Intel Corporation Memory module having buffer for isolating stacked memory devices
US6625687B1 (en) 2000-09-18 2003-09-23 Intel Corporation Memory module employing a junction circuit for point-to-point connection isolation, voltage translation, data synchronization, and multiplexing/demultiplexing
US6369605B1 (en) 2000-09-18 2002-04-09 Intel Corporation Self-terminated driver to prevent signal reflections of transmissions between electronic devices
US6449213B1 (en) 2000-09-18 2002-09-10 Intel Corporation Memory interface having source-synchronous command/address signaling
US6317352B1 (en) 2000-09-18 2001-11-13 Intel Corporation Apparatus for implementing a buffered daisy chain connection between a memory controller and memory modules
US6493250B2 (en) 2000-12-28 2002-12-10 Intel Corporation Multi-tier point-to-point buffered memory interface
WO2004102403A2 (en) 2003-05-13 2004-11-25 Advanced Micro Devices, Inc. A system including a host connected to a plurality of memory modules via a serial memory interconnect
US7127629B2 (en) * 2003-06-03 2006-10-24 Intel Corporation Redriving a data signal responsive to either a sampling clock signal or stable clock signal dependent on a mode signal
US7194581B2 (en) * 2003-06-03 2007-03-20 Intel Corporation Memory channel with hot add/remove
US7340537B2 (en) * 2003-06-04 2008-03-04 Intel Corporation Memory channel with redundant presence detect
US7165153B2 (en) * 2003-06-04 2007-01-16 Intel Corporation Memory channel with unidirectional links
US8171331B2 (en) * 2003-06-04 2012-05-01 Intel Corporation Memory channel having deskew separate from redrive
US7386768B2 (en) * 2003-06-05 2008-06-10 Intel Corporation Memory channel with bit lane fail-over
US7219294B2 (en) * 2003-11-14 2007-05-15 Intel Corporation Early CRC delivery for partial frame
US7143207B2 (en) * 2003-11-14 2006-11-28 Intel Corporation Data accumulation between data path having redrive circuit and memory device
US7447953B2 (en) * 2003-11-14 2008-11-04 Intel Corporation Lane testing with variable mapping

Also Published As

Publication number Publication date
EP1629393B1 (de) 2008-10-29
JP4210301B2 (ja) 2009-01-14
CN1799039A (zh) 2006-07-05
ATE412941T1 (de) 2008-11-15
WO2004109712A3 (en) 2005-01-13
HK1080190A1 (en) 2006-04-21
KR100896982B1 (ko) 2009-05-14
JP2006526847A (ja) 2006-11-24
WO2004109712A2 (en) 2004-12-16
US20040260991A1 (en) 2004-12-23
EP1629393A2 (de) 2006-03-01
KR20060029221A (ko) 2006-04-05
US7200787B2 (en) 2007-04-03
CN100440188C (zh) 2008-12-03

Similar Documents

Publication Publication Date Title
DE602004017454D1 (de) Speicherschnittstellenprotokoll zur unterscheidung von statusinformationen von lesedaten
DE69823947D1 (de) Verfahren, Vorrichtung und Aufzeichnungsmedium zur Erzeugung von Tondaten
NO20013078D0 (no) Fremgangsmåte for frembringelse og senere avendelse av autentiseringsinformasjon
DE112004000817D2 (de) Verfahren, System und Speichermedium zum Eintragen von Datennetzwerkerreichbarkeitsinformation
BR0101080B1 (pt) método para gravar informaçÈes e dados de um engenheiro locomotivo e dispositivo portátil usado por um engenheiro locomotivo.
DE602004004383D1 (de) System und verfahren zur dynamischen adressierung von gespiegelter speicherbank
MY138425A (en) Reproducing apparatus and information distribution system
DE60001478T2 (de) Verfahren sowie Vorrichtung zur Aktualisierung von Widerrufungsinformation, und Speichermedium
DE60044651D1 (de) System und verfahren, um informationen zwischenzuspeichern
DE60119400D1 (de) Datenverarbeitungssystem, tragbare elektronische Vorrichtung, Zugangsvorrichtung zur tragbaren elektronischen Vorrichtung, und Verfahren zum Gebrauch von Speicherraum
DE69832470D1 (de) Vorrichtung zur Datendekomposition, und Verfahren und Speichermedium dafür
DE60130855D1 (de) Vorrichtung zum Lesen von Bildkodedaten
DE60133481D1 (de) Informationsverarbeitungseinrichtung, elektronische einrichtung, informationsverarbeitungsverfahren und medium
PT1188151E (pt) Dispositivos e metodos para autenticacao biometrica
DE69836369D1 (de) Gerät, Verfahren und Speichermedium zur Bewegungsdatenerzeugung
TW200617944A (en) Information carrier, system and apparatus for reading such an information carrier
DE60135198D1 (de) Datenempfangsgerät und -verfahren und entsprechender Informationsträger
DE60107912D1 (de) Kommunikationsgerät, Verfahren zur Unterstützung von Adresseneingabe, und Informationsaufzeichnungsmedium
DE60223407D1 (de) Kommunikationsstation zur transponderinventur mittels wählbarer speicherbereiche der transponder
ATE424582T1 (de) Verfahren und vorrichtung zum starten von leseoptimierungen in speicher-verbindungen
DE60239887D1 (de) Elektronische einrichtung, kommunikationssystem und verfahren, informationsverarbeitungsendgerät und verfahren und informationsverarbeitungsvorrichtung und verfahren
DE60131796D1 (de) Objektgebietdatenerzeugungsmethode und -vorrichtung, Polygonannäherungsmethode und -vorrichtung
NO20033472D0 (no) Fremgangsmåte for å frembringe akustiske metrologidata og tilhörende anordning
DE69923752D1 (de) Vorrichtung zum Senden und Empfängen von Musikdaten und Speicherungsmittel
DE60042346D1 (de) Gerät und Verfahren zum Übertragen von Audiodaten und Audiobezogenen Informationen

Legal Events

Date Code Title Description
8364 No opposition during term of opposition