DE60129356D1 - Verfahren und gerät zur anwendung in systemen mit geschalteten kapazitäten - Google Patents

Verfahren und gerät zur anwendung in systemen mit geschalteten kapazitäten

Info

Publication number
DE60129356D1
DE60129356D1 DE60129356T DE60129356T DE60129356D1 DE 60129356 D1 DE60129356 D1 DE 60129356D1 DE 60129356 T DE60129356 T DE 60129356T DE 60129356 T DE60129356 T DE 60129356T DE 60129356 D1 DE60129356 D1 DE 60129356D1
Authority
DE
Germany
Prior art keywords
systems
application
switched capacities
capacities
switched
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60129356T
Other languages
English (en)
Other versions
DE60129356T2 (de
Inventor
Paul F Ferguson
Xavier S Haurie
Gabor C Temes
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Analog Devices Inc
Original Assignee
Analog Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Analog Devices Inc filed Critical Analog Devices Inc
Application granted granted Critical
Publication of DE60129356D1 publication Critical patent/DE60129356D1/de
Publication of DE60129356T2 publication Critical patent/DE60129356T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66Digital/analogue converters
    • H03M1/68Digital/analogue converters with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits
    • H03M1/682Digital/analogue converters with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits both converters being of the unary decoded type
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12Analogue/digital converters
    • H03M1/34Analogue value compared with reference values
    • H03M1/38Analogue value compared with reference values sequentially only, e.g. successive approximation type
    • H03M1/46Analogue value compared with reference values sequentially only, e.g. successive approximation type with digital/analogue converter for supplying reference values to converter
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66Digital/analogue converters
    • H03M1/74Simultaneous conversion
    • H03M1/80Simultaneous conversion using weighted impedances
    • H03M1/802Simultaneous conversion using weighted impedances using capacitors, e.g. neuron-mos transistors, charge coupled devices
    • H03M1/804Simultaneous conversion using weighted impedances using capacitors, e.g. neuron-mos transistors, charge coupled devices with charge redistribution
    • H03M1/806Simultaneous conversion using weighted impedances using capacitors, e.g. neuron-mos transistors, charge coupled devices with charge redistribution with equally weighted capacitors which are switched by unary decoded digital signals
DE60129356T 2000-05-21 2001-05-21 Verfahren und gerät zur anwendung in systemen mit geschalteten kapazitäten Expired - Lifetime DE60129356T2 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US575561 2000-05-21
US09/575,561 US6873278B1 (en) 2000-05-21 2000-05-21 Method and apparatus for use in switched capacitor systems
PCT/US2001/016370 WO2001091304A2 (en) 2000-05-21 2001-05-21 Method and apparatus for use in switched capacitor systems

Publications (2)

Publication Number Publication Date
DE60129356D1 true DE60129356D1 (de) 2007-08-23
DE60129356T2 DE60129356T2 (de) 2008-04-10

Family

ID=24300804

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60129356T Expired - Lifetime DE60129356T2 (de) 2000-05-21 2001-05-21 Verfahren und gerät zur anwendung in systemen mit geschalteten kapazitäten

Country Status (5)

Country Link
US (1) US6873278B1 (de)
EP (1) EP1354408B1 (de)
JP (1) JP4837223B2 (de)
DE (1) DE60129356T2 (de)
WO (1) WO2001091304A2 (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7187312B2 (en) * 2004-01-16 2007-03-06 Cirrus Logic, Inc. Look-ahead delta sigma modulator having an infinite impulse response filter with multiple look-ahead outputs
US7196647B2 (en) * 2004-01-16 2007-03-27 Cirrus Logic, Inc. Signal processing with look-ahead modulator noise quantization minimization
US7009543B2 (en) * 2004-01-16 2006-03-07 Cirrus Logic, Inc. Multiple non-monotonic quantizer regions for noise shaping
US7084798B2 (en) * 2004-01-16 2006-08-01 Cirrus Logic, Inc. Look-ahead delta sigma modulators with quantizer input approximations
US7170434B2 (en) * 2004-01-16 2007-01-30 Cirrus Logic, Inc. Look-ahead delta sigma modulator with quantization using natural and pattern loop filter responses
US7148830B2 (en) * 2004-01-26 2006-12-12 Cirrus Logic, Inc. Look-ahead delta sigma modulator with pruning of output candidate vectors using quantization error minimization pruning techniques
US7138934B2 (en) * 2004-01-26 2006-11-21 Cirrus Logic, Inc. Pattern biasing for look-ahead delta sigma modulators
US7081843B2 (en) * 2004-07-19 2006-07-25 Cirrus Logic, Inc. Overload protection for look-ahead delta sigma modulators
US7151475B2 (en) * 2004-08-31 2006-12-19 Micron Technology, Inc. Minimized differential SAR-type column-wide ADC for CMOS image sensors
GB2425416B (en) * 2005-04-19 2009-10-14 Wolfson Microelectronics Plc Improved switched capacitor DAC
KR100630902B1 (ko) * 2005-05-19 2006-10-04 한국과학기술원 나누기-더하기 회로와 이를 이용한 고해상도 디지털아날로그 변환기
JP4747199B2 (ja) * 2005-12-28 2011-08-17 アナログ デバイスズ インコーポレイテッド デジタル/アナログ変換器およびローパスフィルタに連続時間ステージとスイッチトキャパシタステージとを併用するアーキテクチャ
US10855300B2 (en) * 2019-03-29 2020-12-01 Maxlinear, Inc. Digital-to-analog converter

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4370632A (en) * 1981-05-08 1983-01-25 Motorola, Inc. Multiple function operational amplifier circuit
US4584568A (en) 1984-06-25 1986-04-22 Xerox Corporation Two-step switched-capacitor digital to analog converter
US4591832A (en) 1984-07-18 1986-05-27 Rca Corporation Digital-to-analog conversion system as for use in a digital TV receiver
JPS63224521A (ja) 1987-03-13 1988-09-19 Nippon Precision Saakitsutsu Kk D/a変換装置
US4968989A (en) 1987-04-20 1990-11-06 Olmstead John A Switched capacitor filter for use with a digital-to-analog (D/A) converter
US4894620A (en) 1988-04-11 1990-01-16 At&T Bell Laboratories Switched-capacitor circuit with large time constant
GB8813162D0 (en) 1988-06-03 1988-07-06 British Telecomm Digital-to-analogue conversion
JPH02306722A (ja) 1989-05-22 1990-12-20 Pioneer Electron Corp D/a変換装置
US5036322A (en) 1989-06-02 1991-07-30 Analog Devices, Inc. Digital-to-analog converters with improved linearity
US5455582A (en) 1992-12-17 1995-10-03 Ulsi Technology, Inc. Digital to analog converter employing R-2R ladders with substituted shunt arms
JP2842267B2 (ja) 1994-12-30 1998-12-24 日本電気株式会社 携帯無線機
KR100190766B1 (ko) * 1996-06-24 1999-06-01 김영환 고조파 왜곡을 감소시킨 스위치드 캐패시터 디지탈-아날로그변환기
US6124813A (en) 1997-06-06 2000-09-26 Analog Devices, Inc. Self-linearizing multi-bit DACs
DE69723073D1 (de) 1997-09-19 2003-07-31 St Microelectronics Srl Tiefpassfilter mit mehreren Übertragungsraten mit geschalteten Kondensatoren und doppelter Signalabtastung für sigma-delta Digital-/Analog-Wandler
US6154162A (en) 1999-01-06 2000-11-28 Centillium Communications, Inc. Dual-stage switched-capacitor DAC with scrambled MSB's

Also Published As

Publication number Publication date
DE60129356T2 (de) 2008-04-10
JP4837223B2 (ja) 2011-12-14
US6873278B1 (en) 2005-03-29
WO2001091304A3 (en) 2003-08-28
WO2001091304A2 (en) 2001-11-29
JP2004501551A (ja) 2004-01-15
EP1354408B1 (de) 2007-07-11
EP1354408A2 (de) 2003-10-22

Similar Documents

Publication Publication Date Title
DE60118939D1 (de) Verfahren und gerät zur anwendung in systemen mit geschalteten kapazitäten
DE60128161D1 (de) Verfahren und gerät zur anwendung in systemen mit geschalteten kapazitäten
DE60111411D1 (de) Verfahren und gerät zur integrierten prozesssteuerungsstruktur in werkzeugsystemen
DE60141949D1 (de) Verfahren und einrichtung zur beteiligung an gruppunikationssystem
DE60130282D1 (de) Spielvorrichtung mit Steuerungsverfahren und Verfahren zur Spielverteilung
DE60110311D1 (de) Verfahren und Vorrichtung zur Mehrfachsendung
DE60044326D1 (de) Verfahren und Vorrichtung zur Rückwärts-Leistungsregelung
DE60103218D1 (de) Zugagangspunkt und Verfahren zur Verbindungssteuerung
DE60105477D1 (de) Beschichtungs-Vorrichtung und Verfahren
DE60126382D1 (de) Verfahren und Gerät zur Erkennung von Gegenständen
DE69715556T2 (de) Verfahren und Gerät zur Fädensynchronisierung in objektbasierten Systemen
DE69923578D1 (de) Verfahren und gerät zur personalisierten anzeige von werbung
DE60103592D1 (de) Verfahren und Vorrichtung zur Verringerung von Rauschen in einem Schaltregler
DE60020614D1 (de) Vorrichtung und Verfahren zur Planarisierung
DE60120822D1 (de) Meta-Dokument und Verfahren zum Verwalten von Meta-Dokumenten
DE60138109D1 (de) Verfahren und vorrichtung zur mehrwegesignalkompen
DE60112416D1 (de) Einrichtung und verfahren zur montage von bauteilen
DE60212126D1 (de) System und verfahren zum empfangen von in mehrfachdarstellung kodierten medienströmen in ortsfesten und mobilen systemen zur medienstromübertragung
DE60139567D1 (de) Datenverarbeitungsgerät und verfahren zur sicherung des zurückzustands
DE60141131D1 (de) Vorrichtung und verfahren zum speicheltest im lateralfluss
DE69925155D1 (de) Verfahren und gerät zur klassifikation
DE60129356D1 (de) Verfahren und gerät zur anwendung in systemen mit geschalteten kapazitäten
DE60140242D1 (de) VERFAHREN UND EINRICHTUNG ZUR REIFENPRüFUNG
DE50202624D1 (de) Verfahren und vorrichtung zur kontinuierlichen rodox-regelung bei azokupplungen
DE60142604D1 (de) Verfahren und Einrichtung zur Montage von Bauteilen

Legal Events

Date Code Title Description
8364 No opposition during term of opposition