DE60020794D1 - Verschlüsselungsschaltungsarchitektur zur gleichzeitigen Ausführung mehrerer Verschlüsselungsalgorithmen ohne Leistungseinbusse - Google Patents

Verschlüsselungsschaltungsarchitektur zur gleichzeitigen Ausführung mehrerer Verschlüsselungsalgorithmen ohne Leistungseinbusse

Info

Publication number
DE60020794D1
DE60020794D1 DE60020794T DE60020794T DE60020794D1 DE 60020794 D1 DE60020794 D1 DE 60020794D1 DE 60020794 T DE60020794 T DE 60020794T DE 60020794 T DE60020794 T DE 60020794T DE 60020794 D1 DE60020794 D1 DE 60020794D1
Authority
DE
Germany
Prior art keywords
encryption
circuit architecture
concurrent execution
performance penalty
module
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60020794T
Other languages
English (en)
Other versions
DE60020794T2 (de
Inventor
Quere Patrick Le
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull SA
Original Assignee
Bull SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bull SA filed Critical Bull SA
Application granted granted Critical
Publication of DE60020794D1 publication Critical patent/DE60020794D1/de
Publication of DE60020794T2 publication Critical patent/DE60020794T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G06F21/72—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information in cryptographic circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/14—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols using a plurality of keys or algorithms

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Security & Cryptography (AREA)
  • General Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Storage Device Security (AREA)
  • Information Transfer Systems (AREA)
DE60020794T 1999-11-09 2000-11-06 Verschlüsselungsschaltungsarchitektur zur gleichzeitigen Ausführung mehrerer Verschlüsselungsalgorithmen ohne Leistungseinbusse Expired - Lifetime DE60020794T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR9914067A FR2800952B1 (fr) 1999-11-09 1999-11-09 Architecture d'un circuit de chiffrement mettant en oeuvre differents types d'algorithmes de chiffrement simultanement sans perte de performance
FR9914067 1999-11-09

Publications (2)

Publication Number Publication Date
DE60020794D1 true DE60020794D1 (de) 2005-07-21
DE60020794T2 DE60020794T2 (de) 2006-05-04

Family

ID=9551907

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60020794T Expired - Lifetime DE60020794T2 (de) 1999-11-09 2000-11-06 Verschlüsselungsschaltungsarchitektur zur gleichzeitigen Ausführung mehrerer Verschlüsselungsalgorithmen ohne Leistungseinbusse

Country Status (5)

Country Link
US (2) US7418598B1 (de)
EP (1) EP1100225B1 (de)
JP (1) JP4138225B2 (de)
DE (1) DE60020794T2 (de)
FR (1) FR2800952B1 (de)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20040042730A (ko) * 2002-11-15 2004-05-20 엘지엔시스(주) 네트워크 암호화 장치 및 방법
US7937595B1 (en) * 2003-06-27 2011-05-03 Zoran Corporation Integrated encryption/decryption functionality in a digital TV/PVR system-on-chip
US7636857B2 (en) * 2004-05-24 2009-12-22 Interdigital Technology Corporation Data-mover controller with plural registers for supporting ciphering operations
US20060117122A1 (en) * 2004-11-04 2006-06-01 Intel Corporation Method and apparatus for conditionally obfuscating bus communications
US20070016799A1 (en) * 2005-07-14 2007-01-18 Nokia Corporation DRAM to mass memory interface with security processor
US7995753B2 (en) * 2005-08-29 2011-08-09 Cisco Technology, Inc. Parallel cipher operations using a single data pass
JP5201716B2 (ja) * 2007-09-28 2013-06-05 東芝ソリューション株式会社 暗号モジュール配信システム、暗号管理サーバ装置、暗号処理装置、クライアント装置、暗号管理プログラム、暗号処理プログラム、およびクライアントプログラム
US8300825B2 (en) * 2008-06-30 2012-10-30 Intel Corporation Data encryption and/or decryption by integrated circuit
EP2544116A1 (de) * 2011-07-06 2013-01-09 Gemalto SA Verfahren zur Verwaltung des Ladens von Daten in einer sicheren Vorrichtung
JPWO2014049830A1 (ja) * 2012-09-28 2016-08-22 富士通株式会社 情報処理装置および半導体装置
FR3003712B1 (fr) * 2013-03-19 2016-08-05 Altis Semiconductor Snc Module de securite materiel
KR102218715B1 (ko) * 2014-06-19 2021-02-23 삼성전자주식회사 채널별로 데이터를 보호할 수 있는 반도체 장치
CN105790927B (zh) * 2016-02-26 2019-02-01 华为技术有限公司 一种总线分级加密系统
DE102017213010A1 (de) * 2017-07-28 2019-01-31 Audi Ag Gesamtvorrichtung mit einer Authentifizierungsanordnung und Verfahren zur Authentifizierung
CN116049910A (zh) * 2023-02-01 2023-05-02 广东高云半导体科技股份有限公司 一种数据加密系统及方法

Family Cites Families (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4075691A (en) * 1975-11-06 1978-02-21 Bunker Ramo Corporation Communication control unit
US4488231A (en) * 1980-09-29 1984-12-11 Honeywell Information Systems Inc. Communication multiplexer having dual microprocessors
US4623990A (en) * 1984-10-31 1986-11-18 Advanced Micro Devices, Inc. Dual-port read/write RAM with single array
US4604683A (en) * 1984-12-10 1986-08-05 Advanced Computer Communications Communication controller using multiported random access memory
US4855905A (en) * 1987-04-29 1989-08-08 International Business Machines Corporation Multiprotocol I/O communications controller unit including emulated I/O controllers and tables translation of common commands and device addresses
US4888802A (en) * 1988-06-17 1989-12-19 Ncr Corporation System and method for providing for secure encryptor key management
US5063596A (en) * 1989-02-24 1991-11-05 Miu Automation Corporation Encryption printed circuit board
JP3103850B2 (ja) * 1989-03-07 2000-10-30 アイシン精機株式会社 秘匿通信制御装置
JPH077955B2 (ja) * 1989-05-13 1995-01-30 株式会社東芝 データ通信制御装置
EP0398523A3 (de) * 1989-05-19 1991-08-21 Hitachi, Ltd. Dateneingabe-/-ausgabevorrichtung und Ausführungsunterstützung in digitalen Prozessoren
USH1414H (en) * 1991-02-12 1995-02-07 The United States Of America As Represented By The Secretary Of The Navy Nonvolatile memory system for storing a key word and sensing the presence of an external loader device and encryption circuit
EP0706692B1 (de) * 1992-10-26 2003-04-16 Intellect Australia Pty. Ltd. Host-benutzer-transaktionssystem
US5333198A (en) * 1993-05-27 1994-07-26 Houlberg Christian L Digital interface circuit
US5539828A (en) * 1994-05-31 1996-07-23 Intel Corporation Apparatus and method for providing secured communications
US5621800A (en) * 1994-11-01 1997-04-15 Motorola, Inc. Integrated circuit that performs multiple communication tasks
US6067407A (en) * 1995-06-30 2000-05-23 Canon Information Systems, Inc. Remote diagnosis of network device over a local area network
US6021201A (en) * 1997-01-07 2000-02-01 Intel Corporation Method and apparatus for integrated ciphering and hashing
US5860021A (en) * 1997-04-24 1999-01-12 Klingman; Edwin E. Single chip microcontroller having down-loadable memory organization supporting "shadow" personality, optimized for bi-directional data transfers over a communication channel
US6357004B1 (en) * 1997-09-30 2002-03-12 Intel Corporation System and method for ensuring integrity throughout post-processing
US6088800A (en) * 1998-02-27 2000-07-11 Mosaid Technologies, Incorporated Encryption processor with shared memory interconnect
US6079008A (en) * 1998-04-03 2000-06-20 Patton Electronics Co. Multiple thread multiple data predictive coded parallel processing system and method
US6182104B1 (en) * 1998-07-22 2001-01-30 Motorola, Inc. Circuit and method of modulo multiplication
JP2000181898A (ja) * 1998-12-14 2000-06-30 Nec Corp フラッシュメモリ搭載型シングルチップマイクロコンピュータ
US6463537B1 (en) * 1999-01-04 2002-10-08 Codex Technologies, Inc. Modified computer motherboard security and identification system
US6169700B1 (en) * 1999-02-04 2001-01-02 Lucent Technologies, Inc. Wait state generator circuit and method to allow asynchronous, simultaneous access by two processors
US6772270B1 (en) * 2000-02-10 2004-08-03 Vicom Systems, Inc. Multi-port fibre channel controller
US6463637B1 (en) * 2000-07-14 2002-10-15 Safariland Ltd, Inc. Movable belt buckle cover device and protector

Also Published As

Publication number Publication date
US20070223688A1 (en) 2007-09-27
JP4138225B2 (ja) 2008-08-27
EP1100225A1 (de) 2001-05-16
US7418598B1 (en) 2008-08-26
JP2001211163A (ja) 2001-08-03
DE60020794T2 (de) 2006-05-04
FR2800952B1 (fr) 2001-12-07
EP1100225B1 (de) 2005-06-15
FR2800952A1 (fr) 2001-05-11

Similar Documents

Publication Publication Date Title
DE60020794D1 (de) Verschlüsselungsschaltungsarchitektur zur gleichzeitigen Ausführung mehrerer Verschlüsselungsalgorithmen ohne Leistungseinbusse
WO2000041083A3 (en) Method and apparatus for arbitration in a unified memory architecture
CA2160223A1 (fr) Procede de chargement d'une zone memoire protegee d'un dispositif de traitement de l'information, et dispositif associe
AU2003222411A8 (en) Access to a wide memory
DE69900934D1 (de) Terminal und system zur durchführung von gesicherten elektronischen transaktionen
NO993483L (no) Fremgangsmåte og anordning for effektiv overföring av datapakker
EP0927938A4 (de) Datenübertragungssystem und verfahren
DE69635570D1 (de) Taktschaltung für ein schnellfehlendes, funktionellfehlendes, fehlertolerantes Multiprozessorsystem
ATE164463T1 (de) Single-chip seitendrucker-steuerschaltung
KR20060090262A (ko) Ｓｉｍ 장치용 컴퓨터 시스템 내에 신뢰 채널을 제공하는방법 및 시스템
ATE268926T1 (de) Zutrittskontrollsystem, zutrittskontrollverfahren und dafur geeignete vorrichtungen
ATE266929T1 (de) Verteilereinrichtung und kassettenelement einer datensignal-verarbeitungsanlage und datensignal- verarbeitungsanlage
FR2734932B1 (fr) Dispositif de lecture de symboles de donnees
DE69817298D1 (de) Vorrichtung zur Kommunikation zwischen Informationsverarbeitungseinheiten und mit einem gemeinsamen Bus verbundenenen Prozessoren
AU2003234583A1 (en) System and method for a routing device to securely share network data with a host utilizing a hardware firewall
HK1045201A1 (en) Power management method for a computer system having a hub interface architecture
BRPI0621274A8 (pt) Métodos e dispositivos para acesso de dados em placas combinadas sim e de armazenamento de massa
AU2003209346A1 (en) A method for protecting memory buffers from unauthorized access
DE60026836D1 (de) Anordnungen und verfahren für eine plattensteuerungspeicher architektur
GB0126137D0 (en) Data access in a processor
RU2005115088A (ru) Управление доступом устройства к памяти
DE69815988T2 (de) Übertragungsvorrichtung zwischen mehreren Prozessoren
EP0798644A3 (de) Verfahren und Vorrichtung zum Zugriff zu einem Chip-auswählbaren Gerät in einem Datenverarbeitungssystem
WO2004063842A3 (en) Flexible hardware implementation of hash functions
SE0101064D0 (sv) En integrerad krets

Legal Events

Date Code Title Description
8364 No opposition during term of opposition