DE3881032D1 - Verbindungssystem von hoher leistungsfaehigkeit fuer eine integrierte schaltung. - Google Patents

Verbindungssystem von hoher leistungsfaehigkeit fuer eine integrierte schaltung.

Info

Publication number
DE3881032D1
DE3881032D1 DE8888108375T DE3881032T DE3881032D1 DE 3881032 D1 DE3881032 D1 DE 3881032D1 DE 8888108375 T DE8888108375 T DE 8888108375T DE 3881032 T DE3881032 T DE 3881032T DE 3881032 D1 DE3881032 D1 DE 3881032D1
Authority
DE
Germany
Prior art keywords
forming
layer
integrated circuit
high efficiency
dielectric layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8888108375T
Other languages
English (en)
Other versions
DE3881032T2 (de
Inventor
Michael E Thomas
Jeffrey D Chinn
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fairchild Semiconductor Corp
Original Assignee
Fairchild Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fairchild Semiconductor Corp filed Critical Fairchild Semiconductor Corp
Application granted granted Critical
Publication of DE3881032D1 publication Critical patent/DE3881032D1/de
Publication of DE3881032T2 publication Critical patent/DE3881032T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/5222Capacitive arrangements or effects of, or between wiring layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/7682Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing the dielectric comprising air gaps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
    • H01L23/4821Bridge structure with air gap
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204Conductive materials
    • H01L23/53209Conductive materials based on metals, e.g. alloys, metal silicides
    • H01L23/53214Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being aluminium
    • H01L23/53223Additional layers associated with aluminium layers, e.g. adhesion, barrier, cladding layers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3011Impedance

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
DE19883881032 1988-05-26 1988-05-26 Verbindungssystem von hoher Leistungsfähigkeit für eine integrierte Schaltung. Expired - Fee Related DE3881032T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP19880108375 EP0343269B1 (de) 1988-05-26 1988-05-26 Verbindungssystem von hoher Leistungsfähigkeit für eine integrierte Schaltung

Publications (2)

Publication Number Publication Date
DE3881032D1 true DE3881032D1 (de) 1993-06-17
DE3881032T2 DE3881032T2 (de) 1993-11-25

Family

ID=8199000

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19883881032 Expired - Fee Related DE3881032T2 (de) 1988-05-26 1988-05-26 Verbindungssystem von hoher Leistungsfähigkeit für eine integrierte Schaltung.

Country Status (2)

Country Link
EP (1) EP0343269B1 (de)
DE (1) DE3881032T2 (de)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0507881A1 (de) * 1990-01-04 1992-10-14 International Business Machines Corporation Halbleiter-verbindungsstruktur mit einer polyimid-isolierschicht
US5171713A (en) * 1990-01-10 1992-12-15 Micrunity Systems Eng Process for forming planarized, air-bridge interconnects on a semiconductor substrate
ES2087968T3 (es) * 1990-03-23 1996-08-01 At & T Corp Interconexion de circuito integrado.
US5268329A (en) * 1990-05-31 1993-12-07 At&T Bell Laboratories Method of fabricating an integrated circuit interconnection
JPH04268750A (ja) * 1991-02-25 1992-09-24 Toshiba Corp 半導体集積回路
US5338897A (en) * 1991-07-30 1994-08-16 Texas Instruments, Incorporated Coaxial shield for a semiconductor device
US5300813A (en) * 1992-02-26 1994-04-05 International Business Machines Corporation Refractory metal capped low resistivity metal conductor lines and vias
US5665991A (en) * 1992-03-13 1997-09-09 Texas Instruments Incorporated Device having current ballasting and busing over active area using a multi-level conductor process
US5457068A (en) * 1992-11-30 1995-10-10 Texas Instruments Incorporated Monolithic integration of microwave silicon devices and low loss transmission lines
US5403780A (en) * 1993-06-04 1995-04-04 Jain; Vivek Method enhancing planarization etchback margin, reliability, and stability of a semiconductor device
JP3887035B2 (ja) 1995-12-28 2007-02-28 株式会社東芝 半導体装置の製造方法
DE69827851T2 (de) * 1997-03-25 2005-11-24 Amitec-Advanced Multilayer Interconnect Technologies Ltd. Elektronische Verdrahtungsstruktur

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4670091A (en) * 1984-08-23 1987-06-02 Fairchild Semiconductor Corporation Process for forming vias on integrated circuits
US4601915A (en) * 1984-09-24 1986-07-22 Motorola, Inc. Method of fabricating air supported crossovers
CA1265258A (en) * 1985-03-15 1990-01-30 Michael Thomas High temperature interconnect system for an integrated circuit

Also Published As

Publication number Publication date
EP0343269B1 (de) 1993-05-12
DE3881032T2 (de) 1993-11-25
EP0343269A1 (de) 1989-11-29

Similar Documents

Publication Publication Date Title
DE3881032D1 (de) Verbindungssystem von hoher leistungsfaehigkeit fuer eine integrierte schaltung.
KR920005304A (ko) 반도체집적회로장치의 배선접속구조 및 그 제조방법
KR930011201A (ko) 반도체 장치
BR9711030A (pt) CartÆo de chip processo para produ-Æo de um cartÆo de chip e chip semicondutor para uso em um cartÆo de chip
SE9202093L (sv) Kondensator med hög kapacitans i ett integrerat funktionsblock eller en integrerad krets, förfarande för framställning av kondensatorn och användning av kondensatorn som en integrerad avkopplingskondensator
DE3682150D1 (de) Anisotrop elektrisch leitfaehiger gegenstand.
DE3576611D1 (de) Elektrische duennschichtverbindungen fuer integrierte schaltungen.
EP0987748A3 (de) Vielschichtleiterplatte für Halbleiterchipmodul und deren Herstellungsverfahren
EP0318954A3 (de) Halbleiteranordnung mit einer zusammengesetzten isolierenden Zwischenschicht
EP0358350A3 (de) Ausbilden eines vorgeschriebenen Musters auf einer Schicht eines Halbleiterelements
KR890005859A (ko) 집적회로 칩 조립품
EP0371861A3 (de) Halbleiterstruktur hoher Dichte und Verfahren zur Herstellen derselben
KR920007178A (ko) 반도체 집적회로
DE69105070T2 (de) Verfahren zum Herstellen eines isolierenden Substrats für Halbleiterbauelemente und eine dazu verwendete, mit einem Muster versehene, Metallplatte.
EP0338817A3 (de) Integrierte Halbleiterschaltungsanordnung vom "Masterslice"-Typ und Herstellungsverfahren dafür
ATE19712T1 (de) Verfahren zum herstellen einer isolierschicht zwischen metallisierungsebenen von integrierten halbleiterschaltungen.
JPS5567158A (en) Inductor device of hybrid integrated circuit
SE8008879L (sv) Halvledaranordning
JPS5255881A (en) Semiconductor integrated circuit
IT8619803A0 (it) Processo per la realizzazione di fori metallizzati in un substrato dotato di cammini conduttivi e resistivi, e prodotto ottenuto con il processo suddetto.
KR890005869A (ko) 회로기판의 공동에 붙박힌 액티브 디바이스를 갖는 반도체 모듈
TH25559A (th) ชิพกึ่งตัวนำที่มีการเสริมสร้างความเป็นตัวนำมวลความร้อน
JPS5789239A (en) Semiconductor integrated circuit
KR910001889A (ko) 반도체장치
WO1992011743A3 (en) An interconnect structure for connecting electronic devices

Legal Events

Date Code Title Description
8339 Ceased/non-payment of the annual fee