DE3779528T2 - Plasma-aetzverfahren unter verwendung eines zweischichtigen musters. - Google Patents

Plasma-aetzverfahren unter verwendung eines zweischichtigen musters.

Info

Publication number
DE3779528T2
DE3779528T2 DE19873779528 DE3779528T DE3779528T2 DE 3779528 T2 DE3779528 T2 DE 3779528T2 DE 19873779528 DE19873779528 DE 19873779528 DE 3779528 T DE3779528 T DE 3779528T DE 3779528 T2 DE3779528 T2 DE 3779528T2
Authority
DE
Germany
Prior art keywords
layer pattern
plasma etching
etching method
plasma
pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE19873779528
Other languages
English (en)
Other versions
DE3779528D1 (de
Inventor
James M Cleeves
James G Heard
Zoilo C H Tan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fairchild Semiconductor Corp
Original Assignee
Fairchild Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fairchild Semiconductor Corp filed Critical Fairchild Semiconductor Corp
Application granted granted Critical
Publication of DE3779528D1 publication Critical patent/DE3779528D1/de
Publication of DE3779528T2 publication Critical patent/DE3779528T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31144—Etching the insulating layers by chemical or physical means using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H01L21/0273—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
    • H01L21/0277—Electrolithographic processes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H01L21/311—Etching the insulating layers by chemical or physical means
    • H01L21/31105—Etching inorganic layers
    • H01L21/31111—Etching inorganic layers by chemical means
    • H01L21/31116—Etching inorganic layers by chemical means by dry-etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32134—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by liquid etching only
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
    • H01L21/32136—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
DE19873779528 1986-09-11 1987-09-11 Plasma-aetzverfahren unter verwendung eines zweischichtigen musters. Expired - Fee Related DE3779528T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US90634686A 1986-09-11 1986-09-11

Publications (2)

Publication Number Publication Date
DE3779528D1 DE3779528D1 (de) 1992-07-09
DE3779528T2 true DE3779528T2 (de) 1993-01-21

Family

ID=25422293

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19873779528 Expired - Fee Related DE3779528T2 (de) 1986-09-11 1987-09-11 Plasma-aetzverfahren unter verwendung eines zweischichtigen musters.

Country Status (3)

Country Link
EP (1) EP0260201B1 (de)
JP (1) JPS63114214A (de)
DE (1) DE3779528T2 (de)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4919748A (en) * 1989-06-30 1990-04-24 At&T Bell Laboratories Method for tapered etching
KR920015482A (ko) * 1991-01-30 1992-08-27 김광호 광리소그라피의 한계해상도 이하의 미세패턴 형성방법
JPH06291090A (ja) * 1993-04-02 1994-10-18 Nec Corp 酸化シリコン膜のドライ・エッチング方法
US6165375A (en) 1997-09-23 2000-12-26 Cypress Semiconductor Corporation Plasma etching method
US6620727B2 (en) * 2001-08-23 2003-09-16 Texas Instruments Incorporated Aluminum hardmask for dielectric etch
CN102590924B (zh) * 2011-01-07 2014-08-20 志圣工业股份有限公司 导光板制造方法、导光板及罩板

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3971684A (en) * 1973-12-03 1976-07-27 Hewlett-Packard Company Etching thin film circuits and semiconductor chips
US4165395A (en) * 1977-06-30 1979-08-21 International Business Machines Corporation Process for forming a high aspect ratio structure by successive exposures with electron beam and actinic radiation
FR2399486A1 (fr) * 1977-08-04 1979-03-02 Comp Generale Electricite Procede de gravure d'une couche metallique par attaque ionique
US4172004A (en) * 1977-10-20 1979-10-23 International Business Machines Corporation Method for forming dense dry etched multi-level metallurgy with non-overlapped vias
US4484978A (en) * 1983-09-23 1984-11-27 Fairchild Camera & Instrument Corp. Etching method

Also Published As

Publication number Publication date
JPS63114214A (ja) 1988-05-19
EP0260201A3 (en) 1988-10-26
EP0260201A2 (de) 1988-03-16
DE3779528D1 (de) 1992-07-09
EP0260201B1 (de) 1992-06-03

Similar Documents

Publication Publication Date Title
DE3584071D1 (de) Verfahren zum aufrauhen einer flaeche.
DE68924458T2 (de) Mustererkennungsverfahren.
DE3777394D1 (de) Verfahren zum steuern eines staubsaugers oder einer zentralen staubsauganlage.
DE3766408D1 (de) Verfahren zum aufspruehen einer abriebfesten beschichtung.
DE3581295D1 (de) Plasma-aetzverfahren.
DE68924359T2 (de) Ätzgerät.
DE68923247T2 (de) Verfahren zum Erzeugen eines Fotolackmusters.
DE3586109D1 (de) Verfahren zum herstellen einer verbindungsstruktur von einer halbleiteranordnung.
DE3789814D1 (de) Energiereiche oberflächenreaktionen unter verwendung eines cluster-strahls.
DE3686453T2 (de) Verfahren zum herstellen einer duennen halbleiterschicht.
DE3773129D1 (de) Kontinuierliches hydrocyanierungsverfahren unter verwendung eines zinkhalogenidpromotors.
NO865141D0 (no) Fremgangsmaate for desinfisering av en overflate.
DE69028650D1 (de) Plasma-Ätzmethode
DE68906034D1 (de) Verfahren zum herstellen einer halbleiteranordnung.
DE68912500D1 (de) Bearbeitungsmethode eines Fotorezeptors.
DE3779528T2 (de) Plasma-aetzverfahren unter verwendung eines zweischichtigen musters.
DE58904061D1 (de) Verfahren zur erkennung der ueberflutung einer oberflaeche.
DE3889709D1 (de) Verfahren zum Ätzen von Gräben.
IT8822794A0 (it) Metodo per l'assiemaggio e la fabbricazione di un gruppo vasca, per macchine lavabiancheria, e gruppo vasca ottenuto mediante tale metodo
DE3673601D1 (de) System zum beschichten einer oberflaeche.
IT1229344B (it) Un metodo per la produzione di subbi di ordito per tessuti e una corrispondente apparecchiatura.
DE3678791D1 (de) Verfahren zum aetzen von kontaktoeffnungen in einer tonerdeschicht.
DE3780995T2 (de) Verfahren zur herstellung eines metallischen musters.
DE3676304D1 (de) Verfahren zum entfernen einer strukturierten maskierungsschicht.
DE68906937D1 (de) Bilderzeugungsverfahren unter verwendung von silberhalogenid und einer photopolymerisierbaren verbindung.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee