DE3769822D1 - Pufferschaltung. - Google Patents

Pufferschaltung.

Info

Publication number
DE3769822D1
DE3769822D1 DE8787102142T DE3769822T DE3769822D1 DE 3769822 D1 DE3769822 D1 DE 3769822D1 DE 8787102142 T DE8787102142 T DE 8787102142T DE 3769822 T DE3769822 T DE 3769822T DE 3769822 D1 DE3769822 D1 DE 3769822D1
Authority
DE
Germany
Prior art keywords
buffer switching
buffer
switching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE8787102142T
Other languages
English (en)
Inventor
Masaji C O Patent Divisio Ueno
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Application granted granted Critical
Publication of DE3769822D1 publication Critical patent/DE3769822D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/08—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
    • H02M1/088—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters for the simultaneous control of series or parallel connected semiconductor devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
    • H03K19/09448—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET in combination with bipolar transistors [BIMOS]
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/08—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
    • H03K5/151—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with two complementary outputs

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Nonlinear Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
DE8787102142T 1986-03-31 1987-02-16 Pufferschaltung. Expired - Lifetime DE3769822D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61072904A JPS62230221A (ja) 1986-03-31 1986-03-31 バツフア回路

Publications (1)

Publication Number Publication Date
DE3769822D1 true DE3769822D1 (de) 1991-06-13

Family

ID=13502801

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8787102142T Expired - Lifetime DE3769822D1 (de) 1986-03-31 1987-02-16 Pufferschaltung.

Country Status (5)

Country Link
US (1) US4783604A (de)
EP (1) EP0239762B1 (de)
JP (1) JPS62230221A (de)
KR (1) KR910001882B1 (de)
DE (1) DE3769822D1 (de)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4839537A (en) * 1986-11-29 1989-06-13 Kabushiki Kaisha Toshiba BicMO logic circuit
JPS63234622A (ja) * 1987-03-23 1988-09-29 Toshiba Corp デ−タ出力回路
JPH01184694A (ja) * 1988-01-11 1989-07-24 Fujitsu Ltd 信号線切り替え回路
JPH0229115A (ja) * 1988-07-19 1990-01-31 Toshiba Corp 出力回路
JPH0666674B2 (ja) * 1988-11-21 1994-08-24 株式会社東芝 半導体集積回路の出力回路
US4965471A (en) * 1989-06-26 1990-10-23 Eastman Kodak Company BI-CMOS clock driver with reduced crossover current
GB2234872B (en) * 1989-08-03 1994-04-06 Plessey Co Plc High speed CMOS differential interface circuits
JP2793296B2 (ja) * 1989-11-10 1998-09-03 株式会社東芝 半導体装置
US5250856A (en) * 1989-12-28 1993-10-05 North American Philips Corp. Differential input buffer-inverters and gates
US5140174A (en) * 1991-01-25 1992-08-18 Hewlett-Packard Co. Symmetric edge true/complement buffer/inverter and method therefor
US5270580A (en) * 1991-07-29 1993-12-14 Fujitsu Limited Pulse generator circuit for producing simultaneous complementary output pulses
JP2717740B2 (ja) * 1991-08-30 1998-02-25 三菱電機株式会社 半導体集積回路装置
FR2686469B1 (fr) * 1992-01-20 1994-04-08 Matra Mhs Etage de sortie ttl-cmos pour circuit integre.
US5491432A (en) * 1992-08-07 1996-02-13 Lsi Logic Corporation CMOS Differential driver circuit for high offset ground
EP0621691B1 (de) * 1993-04-19 1997-12-29 Koninklijke Philips Electronics N.V. BiCMOS Gegentaktleistungstreiber mit geringer Phasenverschiebung
JP2947042B2 (ja) * 1993-12-28 1999-09-13 日本電気株式会社 低位相差差動バッファ
US7322645B2 (en) * 2003-09-29 2008-01-29 Roizen Forrest L Bicycle seat rail clamping shafts and mounting systems
US7378876B2 (en) * 2006-03-14 2008-05-27 Integrated Device Technology, Inc. Complementary output inverter

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4291247A (en) * 1977-12-14 1981-09-22 Bell Telephone Laboratories, Incorporated Multistage logic circuit arrangement
US4425516A (en) * 1981-05-01 1984-01-10 Zytrex Corporation Buffer circuit and integrated semiconductor circuit structure formed of bipolar and CMOS transistor elements
US4495426A (en) * 1981-12-24 1985-01-22 Texas Instruments Incorporated Low power inverter circuit
US4479216A (en) * 1982-12-22 1984-10-23 At&T Bell Laboratories Skew-free clock circuit for integrated circuit chip
JPS60142618A (ja) * 1983-12-28 1985-07-27 Hitachi Ltd 入力バツフア回路
JPH07107973B2 (ja) * 1984-03-26 1995-11-15 株式会社日立製作所 スイツチング回路
US4625126A (en) * 1984-06-29 1986-11-25 Zilog, Inc. Clock generator for providing non-overlapping clock signals
US4618786A (en) * 1984-08-13 1986-10-21 Thomson Components - Mostek Corporation Precharge circuit for enhancement mode memory circuits
JPS6159909A (ja) * 1984-08-30 1986-03-27 Nippon Telegr & Teleph Corp <Ntt> 相補性信号形成回路
US4678940A (en) * 1986-01-08 1987-07-07 Advanced Micro Devices, Inc. TTL compatible merged bipolar/CMOS output buffer circuits
US4649295A (en) * 1986-01-13 1987-03-10 Motorola, Inc. BIMOS logic gate
US4701642A (en) * 1986-04-28 1987-10-20 International Business Machines Corporation BICMOS binary logic circuits

Also Published As

Publication number Publication date
EP0239762A3 (en) 1989-02-08
JPH052014B2 (de) 1993-01-11
US4783604A (en) 1988-11-08
KR870009528A (ko) 1987-10-27
EP0239762B1 (de) 1991-05-08
JPS62230221A (ja) 1987-10-08
EP0239762A2 (de) 1987-10-07
KR910001882B1 (ko) 1991-03-28

Similar Documents

Publication Publication Date Title
DE3751046D1 (de) Vermittlungssystem.
DE3751210D1 (de) Schalteranordnung.
DE3788605D1 (de) Paketvermittlung.
DE3680902D1 (de) Ausschalter.
FI873581A (fi) Fast stoedanordning.
DE3769822D1 (de) Pufferschaltung.
DE3750215D1 (de) Schalter.
DE3750513D1 (de) Schaltvorrichtung.
FI872276A0 (fi) Monteringsarrangemang foer inloppsventil i centralsugsystem.
NO875420D0 (no) Avsvovling.
DE3781919D1 (de) Eingangsschaltung.
DE3789738D1 (de) Ausschalter.
DE3766420D1 (de) Bestimmte 3-benzoyl-3-oxolactame.
DE3788941D1 (de) Schaltvorrichtung.
DE3789156D1 (de) Synchrone Umschaltung.
NO873421D0 (no) Svitsjemetode.
NO166102C (no) Ettergivende torsjonshylse.
DE3854201D1 (de) Schaltanordnung.
NO874104D0 (no) Avsvovling.
FI861940A0 (fi) Stoedanordning foer nackstycket i en borrmaskin.
NO870100L (no) Avsvovling.
FI861927A0 (fi) Laosmekanism foer styranordningen i en elbrytare.
IT208648Z2 (it) Struttura di interruttore.
IT211200Z2 (it) Smolly - portachiavi...morbido.
IT8663208V0 (it) Messaggiatore meccanico itervertebrale.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee