DE3687777D1 - Verfahren und geraet zur sicherstellung eines datenuebertragungssystems. - Google Patents

Verfahren und geraet zur sicherstellung eines datenuebertragungssystems.

Info

Publication number
DE3687777D1
DE3687777D1 DE8686113078T DE3687777T DE3687777D1 DE 3687777 D1 DE3687777 D1 DE 3687777D1 DE 8686113078 T DE8686113078 T DE 8686113078T DE 3687777 T DE3687777 T DE 3687777T DE 3687777 D1 DE3687777 D1 DE 3687777D1
Authority
DE
Germany
Prior art keywords
securing
data transfer
transfer system
data
transfer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE8686113078T
Other languages
English (en)
Other versions
DE3687777T2 (de
Inventor
Fujio Yokoyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=16614011&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=DE3687777(D1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Application granted granted Critical
Publication of DE3687777D1 publication Critical patent/DE3687777D1/de
Publication of DE3687777T2 publication Critical patent/DE3687777T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2023—Failover techniques
    • G06F11/2025—Failover techniques using centralised failover control functionality
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2038—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant with a single idle spare processing component

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Hardware Redundancy (AREA)
  • Small-Scale Networks (AREA)
  • Multi Processors (AREA)
  • Computer And Data Communications (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
DE8686113078T 1985-09-25 1986-09-23 Verfahren und geraet zur sicherstellung eines datenuebertragungssystems. Expired - Fee Related DE3687777T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60211929A JPS6272248A (ja) 1985-09-25 1985-09-25 デ−タ伝送システムの現用予備切替方法

Publications (2)

Publication Number Publication Date
DE3687777D1 true DE3687777D1 (de) 1993-03-25
DE3687777T2 DE3687777T2 (de) 1993-09-02

Family

ID=16614011

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8686113078T Expired - Fee Related DE3687777T2 (de) 1985-09-25 1986-09-23 Verfahren und geraet zur sicherstellung eines datenuebertragungssystems.

Country Status (4)

Country Link
US (1) US4775976A (de)
EP (1) EP0216353B1 (de)
JP (1) JPS6272248A (de)
DE (1) DE3687777T2 (de)

Families Citing this family (61)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH073978B2 (ja) * 1986-10-28 1995-01-18 株式会社日立製作所 一斉通信方式
US5317715A (en) * 1987-12-15 1994-05-31 Advanced Micro Devices, Inc. Reduced instruction set computer system including apparatus and method for coupling a high performance RISC interface to a peripheral bus having different performance characteristics
US4879716A (en) * 1987-12-23 1989-11-07 Bull Hn Information Systems Inc. Resilient data communications system
US5247692A (en) * 1988-02-08 1993-09-21 Nec Corporation Multiple file system having a plurality of file units holding the same files in which loss of data is prevented in a failure of a file unit
JPH0783366B2 (ja) * 1988-03-15 1995-09-06 富士通株式会社 ビル管理システム
FR2630558B1 (fr) * 1988-04-20 1994-09-23 Binh Paul Terminal pour le traitement des donnees
JPH0271644A (ja) * 1988-09-07 1990-03-12 Toshiba Corp マスタスレーブ型制御システム
JPH0814797B2 (ja) * 1988-11-14 1996-02-14 日本電気株式会社 二重化処理装置におけるチェック方法
GB2228114B (en) * 1989-02-13 1993-02-10 Westinghouse Brake & Signal A system comprising a processor
JP2755437B2 (ja) * 1989-07-20 1998-05-20 富士通株式会社 通信制御プログラムの連続運転保証処理方法
US5008805A (en) * 1989-08-03 1991-04-16 International Business Machines Corporation Real time, fail safe process control system and method
EP0416331B1 (de) * 1989-08-31 1995-05-17 Yokogawa Electric Corporation Line Computer
JPH03164837A (ja) * 1989-11-22 1991-07-16 Hitachi Ltd 通信制御処理装置の切替方法
AU6894491A (en) * 1989-11-27 1991-06-26 Olin Corporation Method and apparatus for providing backup process control
US5038368A (en) * 1990-02-02 1991-08-06 David Sarnoff Research Center, Inc. Redundancy control circuit employed with various digital logic systems including shift registers
JP2560510B2 (ja) * 1990-03-06 1996-12-04 日本電気株式会社 ネットワーク管理マネージャ切り替え方式
US5195040A (en) * 1990-03-19 1993-03-16 The United States Of America As Represented By The Secretary Of The Navy Backup navigation system
US5126730A (en) * 1990-03-30 1992-06-30 At&T Bell Laboratories Multipoint TBOS interface including backup response unit
US5271013A (en) * 1990-05-09 1993-12-14 Unisys Corporation Fault tolerant computer system
FR2665778B1 (fr) * 1990-08-09 1993-06-18 Bull Sa Architecture pour echange dynamique de processeur de service.
US5774642A (en) * 1990-08-09 1998-06-30 Bull S.A. Architecture for dynamic service processor exchange providing multitasking environment where multiple processors have access to a system configuration table
US5187706A (en) * 1990-10-30 1993-02-16 At&T Bell Laboratories Dual access rings for communications networks
US5289578A (en) * 1990-11-09 1994-02-22 Foreign Exchange Transaction Services, Inc. Activation of a dormant sibling computer in a communication network by overriding a unique dormant node address with a common active node address
US5530949A (en) * 1991-03-19 1996-06-25 Fujitsu Limited Transmission equipment
JPH0564077A (ja) * 1991-08-30 1993-03-12 Sony Corp スイツチヤー
GB9121540D0 (en) * 1991-10-10 1991-11-27 Smiths Industries Plc Computing systems and methods
US5815651A (en) * 1991-10-17 1998-09-29 Digital Equipment Corporation Method and apparatus for CPU failure recovery in symmetric multi-processing systems
US5289179A (en) * 1991-11-27 1994-02-22 At&T Bell Laboratories Maintaining stable virtual circuit data connections with spare protocol handler
US5530908A (en) * 1992-06-26 1996-06-25 Motorola, Inc. Apparatus for providing fault tolerance in a radio communication system
US5408647A (en) * 1992-10-02 1995-04-18 Compaq Computer Corporation Automatic logical CPU assignment of physical CPUs
US5351019A (en) * 1992-12-15 1994-09-27 Alcatel Network Systems, Inc. Local area network interface and interfacing method for network element
JPH06205295A (ja) * 1992-12-28 1994-07-22 Sony Corp ビデオ信号送出装置
US5448766A (en) * 1993-05-10 1995-09-05 Motorola, Inc. Method and apparatus for automatically replacing a non-functioning transmitter in a radio communication system
US5566297A (en) * 1994-06-16 1996-10-15 International Business Machines Corporation Non-disruptive recovery from file server failure in a highly available file system for clustered computing environments
DE9421765U1 (de) * 1994-08-19 1996-07-25 Siemens AG, 80333 München Anordnung mit einer Signalverarbeitungsanschaltung und einer Funktionseinheit
US5491792A (en) * 1994-09-23 1996-02-13 Forney International, Inc. Sequence of events system using a redundant analog I/O board system
KR0133337B1 (ko) * 1994-12-21 1998-04-21 양승택 타켓 시스템 이중화 운용관리 장치 및 방법
US5495569A (en) * 1994-12-30 1996-02-27 Compaq Computer Corp. Circuit for ensuring that a local interrupt controller in a microprocessor is powered up active
US5627962A (en) * 1994-12-30 1997-05-06 Compaq Computer Corporation Circuit for reassigning the power-on processor in a multiprocessing system
JP2735023B2 (ja) * 1995-03-30 1998-04-02 日本電気株式会社 データ制御システム
US5696895A (en) * 1995-05-19 1997-12-09 Compaq Computer Corporation Fault tolerant multiple network servers
US5917723A (en) * 1995-05-22 1999-06-29 Lsi Logic Corporation Method and apparatus for transferring data between two devices with reduced microprocessor overhead
US5535191A (en) * 1995-06-28 1996-07-09 Seiko Communications Systems, Inc. Method and apparatus for switching between redundant hardware in a wireless data communication system
JPH0923254A (ja) * 1995-07-05 1997-01-21 Fujitsu Ltd 系間データリンク方式
JP3445435B2 (ja) * 1995-09-11 2003-09-08 株式会社東芝 連続データサーバ装置の制御装置及び制御方法
US5771343A (en) * 1996-02-14 1998-06-23 Sterling Commerce, Inc. System and method for failure detection and recovery
US6073193A (en) * 1997-04-24 2000-06-06 Cypress Semiconductor Corp. Fail safe method and apparatus for a USB device
US6275200B1 (en) * 1997-12-17 2001-08-14 Lacerta Enterprises, Inc. Method and apparatus for a transparent network guest controller
JP2001229097A (ja) * 2000-02-18 2001-08-24 Fujitsu Ltd 分散処理システム及びクライアント
JP2002024141A (ja) * 2000-07-05 2002-01-25 Nec Corp 電子メールの翻訳を代行する方法、そのための装置及びシステム
US7334006B1 (en) * 2000-09-27 2008-02-19 Microsoft Corporation Off-line support for cumulative backups
US6992979B2 (en) * 2001-02-07 2006-01-31 Lucent Technologies Inc. Maintaining information to optimize restorable dynamic routing with shared backup
US6918062B2 (en) * 2001-09-28 2005-07-12 Intel Corporation System and method to implement a cost-effective remote system management mechanism using a serial communication controller and interrupts
US20040153700A1 (en) * 2003-01-02 2004-08-05 Nixon Mark J. Redundant application stations for process control systems
US20040249585A1 (en) * 2003-06-04 2004-12-09 Barr Andrew H. Apparatus and method for detecting high impedance failures in system interconnect
US7653123B1 (en) 2004-09-24 2010-01-26 Cypress Semiconductor Corporation Dynamic data rate using multiplicative PN-codes
US7906982B1 (en) 2006-02-28 2011-03-15 Cypress Semiconductor Corporation Interface apparatus and methods of testing integrated circuits using the same
WO2009063565A1 (ja) * 2007-11-16 2009-05-22 Fujitsu Limited 制御システム、制御方法、マスター装置、制御装置
US8522069B2 (en) * 2010-01-21 2013-08-27 Wincor Nixdorf International Gmbh Process for secure backspacing to a first data center after failover through a second data center and a network architecture working accordingly
US9759772B2 (en) 2011-10-28 2017-09-12 Teradyne, Inc. Programmable test instrument
US10776233B2 (en) 2011-10-28 2020-09-15 Teradyne, Inc. Programmable test instrument

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4133027A (en) * 1977-09-13 1979-01-02 Honeywell Inc. Process control system with backup process controller
US4500951A (en) * 1981-01-07 1985-02-19 Hitachi, Ltd. Plant control system
JPS5831440A (ja) * 1981-08-19 1983-02-24 Fujitsu Ltd 遠隔通信制御処理装置の自動切替方式
US4521871A (en) * 1982-04-12 1985-06-04 Allen-Bradley Company Programmable controller with back-up capability
JPS6061850A (ja) * 1983-09-12 1985-04-09 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション コンピユ−タシステム
US4623883A (en) * 1984-12-10 1986-11-18 Ncr Corporation Automatic communications switch

Also Published As

Publication number Publication date
JPS6272248A (ja) 1987-04-02
DE3687777T2 (de) 1993-09-02
JPH0560701B2 (de) 1993-09-02
EP0216353A2 (de) 1987-04-01
EP0216353A3 (en) 1988-11-09
EP0216353B1 (de) 1993-02-17
US4775976A (en) 1988-10-04

Similar Documents

Publication Publication Date Title
DE3687777D1 (de) Verfahren und geraet zur sicherstellung eines datenuebertragungssystems.
DE3677430D1 (de) Verfahren und anordnung zur datenuebertragung.
DE3687715D1 (de) Verfahren und vorrichtung zur datenuebertragung.
DE69130715D1 (de) Verfahren und Gerät zur Übertragung von Daten zwischen heterogenen Datenbanksystemen
DE3687211D1 (de) Verfahren und vorrichtung zur datenuebertragung.
DE3674082D1 (de) Verfahren und geraet zur aufzeichnung eines halbtonbildes.
DE3689664D1 (de) Verfahren und Gerät zur Verwaltung von veralteten Datenobjekten.
DE3650413D1 (de) Verfahren und Vorrichtung zur Annulierung eines Befehls.
DE3789864D1 (de) Verfahren und system zur radar angepassten datenübertragung.
DE3689510D1 (de) Einrichtung und Verfahren zur Datenverschleierung.
DE3679035D1 (de) Verfahren und geraet zur aufzeichnung von signalen.
DE3770591D1 (de) Verfahren und geraet zur uebertragung digitaler daten.
DE3689569D1 (de) Verfahren zur Systemdateiensicherung und Datenverarbeitungseinheit zu dessen Durchführung.
DE3688165D1 (de) Geraet und verfahren zur kontrolle eines funktelefonsystems.
DE3586510D1 (de) Verfahren und vorrichtung zur bilduebertragung.
DE3688154D1 (de) Geraet und verfahren zur aufzeichnung vergroesserter punktmatrix-zeichen.
DE3688718D1 (de) Verfahren und system zur gleichmaessigen verschiebung.
DE3672027D1 (de) Verfahren und vorrichtung zum ausrichten.
DE3687360D1 (de) Einrichtung und verfahren zur anzeige.
DE3685391D1 (de) Verfahren zur kommunikation mit ferneinheiten eines verteilten datenverarbeitungssystems.
DE3687237D1 (de) Verfahren und geraet zur versorgung von histogrammdaten.
DE3650332D1 (de) Verfahren und Gerät zur Bilddatenverarbeitung.
DE3850138D1 (de) Verfahren und Einrichtung zur Fehlerdetektion in einem Ringnetzdatenübertragungssystem.
DE3671851D1 (de) Verfahren und vorrichtung zur verhinderung von giessfehlern bei einer stranggiessanlage.
DE3871422D1 (de) Geraet und verfahren zur informationsaufzeichnung.

Legal Events

Date Code Title Description
8363 Opposition against the patent
8365 Fully valid after opposition proceedings
8339 Ceased/non-payment of the annual fee