EP0258453B1
(de)
*
|
1986-02-28 |
1993-05-19 |
Nec Corporation |
Steuervorrichtung zum vorabruf von befehlen
|
JPH06100968B2
(ja)
*
|
1986-03-25 |
1994-12-12 |
日本電気株式会社 |
情報処理装置
|
US5440704A
(en)
*
|
1986-08-26 |
1995-08-08 |
Mitsubishi Denki Kabushiki Kaisha |
Data processor having branch predicting function
|
JPS6393041A
(ja)
*
|
1986-10-07 |
1988-04-23 |
Mitsubishi Electric Corp |
計算機
|
JPS6398737A
(ja)
*
|
1986-10-15 |
1988-04-30 |
Mitsubishi Electric Corp |
デ−タ処理装置
|
US5175827A
(en)
*
|
1987-01-22 |
1992-12-29 |
Nec Corporation |
Branch history table write control system to prevent looping branch instructions from writing more than once into a branch history table
|
JPH0743672B2
(ja)
*
|
1987-02-18 |
1995-05-15 |
株式会社東芝 |
メモリ保護違反検出装置
|
US5247627A
(en)
*
|
1987-06-05 |
1993-09-21 |
Mitsubishi Denki Kabushiki Kaisha |
Digital signal processor with conditional branch decision unit and storage of conditional branch decision results
|
US5134561A
(en)
*
|
1987-07-20 |
1992-07-28 |
International Business Machines Corporation |
Computer system with logic for writing instruction identifying data into array control lists for precise post-branch recoveries
|
US4894772A
(en)
*
|
1987-07-31 |
1990-01-16 |
Prime Computer, Inc. |
Method and apparatus for qualifying branch cache entries
|
US4942520A
(en)
*
|
1987-07-31 |
1990-07-17 |
Prime Computer, Inc. |
Method and apparatus for indexing, accessing and updating a memory
|
JPH01142941A
(ja)
*
|
1987-11-30 |
1989-06-05 |
Nec Corp |
分岐予測テーブルの正当性判定装置
|
GB8728493D0
(en)
*
|
1987-12-05 |
1988-01-13 |
Int Computers Ltd |
Jump prediction
|
US5228131A
(en)
*
|
1988-02-24 |
1993-07-13 |
Mitsubishi Denki Kabushiki Kaisha |
Data processor with selectively enabled and disabled branch prediction operation
|
JPH01271838A
(ja)
*
|
1988-04-22 |
1989-10-30 |
Fujitsu Ltd |
マイクロプログラム分岐方法
|
JP2570859B2
(ja)
*
|
1989-05-25 |
1997-01-16 |
日本電気株式会社 |
データ処理装置
|
JP2508280B2
(ja)
*
|
1989-07-28 |
1996-06-19 |
日本電気株式会社 |
分岐ヒストリテ―ブル制御方式
|
US5210831A
(en)
*
|
1989-10-30 |
1993-05-11 |
International Business Machines Corporation |
Methods and apparatus for insulating a branch prediction mechanism from data dependent branch table updates that result from variable test operand locations
|
US5230068A
(en)
*
|
1990-02-26 |
1993-07-20 |
Nexgen Microsystems |
Cache memory system for dynamically altering single cache memory line as either branch target entry or pre-fetch instruction queue based upon instruction sequence
|
US5283873A
(en)
*
|
1990-06-29 |
1994-02-01 |
Digital Equipment Corporation |
Next line prediction apparatus for a pipelined computed system
|
US5276882A
(en)
*
|
1990-07-27 |
1994-01-04 |
International Business Machines Corp. |
Subroutine return through branch history table
|
JPH0820950B2
(ja)
*
|
1990-10-09 |
1996-03-04 |
インターナショナル・ビジネス・マシーンズ・コーポレイション |
マルチ予測型分岐予測機構
|
JPH0628184A
(ja)
*
|
1991-08-26 |
1994-02-04 |
Internatl Business Mach Corp <Ibm> |
ブランチ予測方法及びブランチプロセッサ
|
US5649097A
(en)
*
|
1991-10-25 |
1997-07-15 |
International Business Machines Corporation |
Synchronizing a prediction RAM
|
US5333283A
(en)
*
|
1991-10-29 |
1994-07-26 |
International Business Machines Corporation |
Case block table for predicting the outcome of blocks of conditional branches having a common operand
|
US5434986A
(en)
*
|
1992-01-09 |
1995-07-18 |
Unisys Corporation |
Interdependency control of pipelined instruction processor using comparing result of two index registers of skip instruction and next sequential instruction
|
DE69227465T2
(de)
*
|
1992-02-27 |
1999-06-10 |
Samsung Electronics Co. Ltd., Suwon, Kyungki |
Cpu mit pipeline-einheit und effektiv-adressenrechnungseinheit mit möglichkeit zur beibehaltung von virtuellen operandenadressen.
|
US5507028A
(en)
*
|
1992-03-30 |
1996-04-09 |
International Business Machines Corporation |
History based branch prediction accessed via a history based earlier instruction address
|
US5313634A
(en)
*
|
1992-07-28 |
1994-05-17 |
International Business Machines Corporation |
Computer system branch prediction of subroutine returns
|
US5434985A
(en)
*
|
1992-08-11 |
1995-07-18 |
International Business Machines Corporation |
Simultaneous prediction of multiple branches for superscalar processing
|
US5577217A
(en)
*
|
1993-05-14 |
1996-11-19 |
Intel Corporation |
Method and apparatus for a branch target buffer with shared branch pattern tables for associated branch predictions
|
JP2596712B2
(ja)
*
|
1993-07-01 |
1997-04-02 |
インターナショナル・ビジネス・マシーンズ・コーポレイション |
近接した分岐命令を含む命令の実行を管理するシステム及び方法
|
JP2801135B2
(ja)
*
|
1993-11-26 |
1998-09-21 |
富士通株式会社 |
パイプラインプロセッサの命令読み出し方法及び命令読み出し装置
|
US5574871A
(en)
*
|
1994-01-04 |
1996-11-12 |
Intel Corporation |
Method and apparatus for implementing a set-associative branch target buffer
|
TW345637B
(en)
*
|
1994-02-04 |
1998-11-21 |
Motorola Inc |
Data processor with branch target address cache and method of operation a data processor has a BTAC storing a number of recently encountered fetch address-target address pairs.
|
US5634119A
(en)
*
|
1995-01-06 |
1997-05-27 |
International Business Machines Corporation |
Computer processing unit employing a separate millicode branch history table
|
US5905881A
(en)
*
|
1995-11-30 |
1999-05-18 |
Unisys Corporation |
Delayed state writes for an instruction processor
|
US5794024A
(en)
*
|
1996-03-25 |
1998-08-11 |
International Business Machines Corporation |
Method and system for dynamically recovering a register-address-table upon occurrence of an interrupt or branch misprediction
|
US5867699A
(en)
*
|
1996-07-25 |
1999-02-02 |
Unisys Corporation |
Instruction flow control for an instruction processor
|
US5949995A
(en)
*
|
1996-08-02 |
1999-09-07 |
Freeman; Jackie Andrew |
Programmable branch prediction system and method for inserting prediction operation which is independent of execution of program code
|
US5805877A
(en)
*
|
1996-09-23 |
1998-09-08 |
Motorola, Inc. |
Data processor with branch target address cache and method of operation
|
US6484256B1
(en)
*
|
1999-08-09 |
2002-11-19 |
International Business Machines Corporation |
Apparatus and method of branch prediction utilizing a comparison of a branch history table to an aliasing table
|
US6446197B1
(en)
|
1999-10-01 |
2002-09-03 |
Hitachi, Ltd. |
Two modes for executing branch instructions of different lengths and use of branch control instruction and register set loaded with target instructions
|
US6772325B1
(en)
*
|
1999-10-01 |
2004-08-03 |
Hitachi, Ltd. |
Processor architecture and operation for exploiting improved branch control instruction
|
US6546481B1
(en)
*
|
1999-11-05 |
2003-04-08 |
Ip - First Llc |
Split history tables for branch prediction
|
US20030131345A1
(en)
*
|
2002-01-09 |
2003-07-10 |
Chris Wilkerson |
Employing value prediction with the compiler
|
US7024663B2
(en)
|
2002-07-10 |
2006-04-04 |
Micron Technology, Inc. |
Method and system for generating object code to facilitate predictive memory retrieval
|
US6954836B2
(en)
|
2002-07-11 |
2005-10-11 |
Micron Technology, Inc. |
System and method for processor with predictive memory retrieval assist
|
US8694760B2
(en)
*
|
2009-05-19 |
2014-04-08 |
Panasonic Corporation |
Branch prediction using a leading value of a call stack storing function arguments
|
GB2578573B
(en)
*
|
2018-10-30 |
2021-09-08 |
Advanced Risc Mach Ltd |
Technique for maintaining data values in a prediction register that are used to predict whether a branch represented by a branch instruction will be taken.
|