DE3650005T2 - Entwerfungsunterstützungsverfahren und Gerät dafür. - Google Patents

Entwerfungsunterstützungsverfahren und Gerät dafür.

Info

Publication number
DE3650005T2
DE3650005T2 DE3650005T DE3650005T DE3650005T2 DE 3650005 T2 DE3650005 T2 DE 3650005T2 DE 3650005 T DE3650005 T DE 3650005T DE 3650005 T DE3650005 T DE 3650005T DE 3650005 T2 DE3650005 T2 DE 3650005T2
Authority
DE
Germany
Prior art keywords
support method
design support
device therefor
therefor
design
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE3650005T
Other languages
English (en)
Other versions
DE3650005D1 (de
Inventor
Yutaka Wada
Takashi Kiguchi
Yasuhiro Kobayashi
Toru Mitsuta
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Publication of DE3650005D1 publication Critical patent/DE3650005D1/de
Application granted granted Critical
Publication of DE3650005T2 publication Critical patent/DE3650005T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T19/00—Manipulating 3D models or images for computer graphics
DE3650005T 1985-03-18 1986-03-11 Entwerfungsunterstützungsverfahren und Gerät dafür. Expired - Fee Related DE3650005T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60053764A JPH0638266B2 (ja) 1985-03-18 1985-03-18 設計支援方法及びその装置

Publications (2)

Publication Number Publication Date
DE3650005D1 DE3650005D1 (de) 1994-09-08
DE3650005T2 true DE3650005T2 (de) 1994-11-17

Family

ID=12951880

Family Applications (1)

Application Number Title Priority Date Filing Date
DE3650005T Expired - Fee Related DE3650005T2 (de) 1985-03-18 1986-03-11 Entwerfungsunterstützungsverfahren und Gerät dafür.

Country Status (5)

Country Link
US (1) US4789944A (de)
EP (1) EP0195976B1 (de)
JP (1) JPH0638266B2 (de)
KR (1) KR940009382B1 (de)
DE (1) DE3650005T2 (de)

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5050091A (en) * 1985-02-28 1991-09-17 Electric Editor, Inc. Integrated electric design system with automatic constraint satisfaction
JPH0679318B2 (ja) * 1986-09-30 1994-10-05 株式会社日立製作所 設計評価装置
JPH0650515B2 (ja) * 1987-06-19 1994-06-29 株式会社日立製作所 設計支援方法及びその設計支援装置
US5555201A (en) * 1990-04-06 1996-09-10 Lsi Logic Corporation Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including interactive system for hierarchical display of control and dataflow information
US5623418A (en) * 1990-04-06 1997-04-22 Lsi Logic Corporation System and method for creating and validating structural description of electronic system
US5553002A (en) * 1990-04-06 1996-09-03 Lsi Logic Corporation Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, using milestone matrix incorporated into user-interface
US5867399A (en) * 1990-04-06 1999-02-02 Lsi Logic Corporation System and method for creating and validating structural description of electronic system from higher-level and behavior-oriented description
US5544067A (en) * 1990-04-06 1996-08-06 Lsi Logic Corporation Method and system for creating, deriving and validating structural description of electronic system from higher level, behavior-oriented description, including interactive schematic design and simulation
US5870308A (en) * 1990-04-06 1999-02-09 Lsi Logic Corporation Method and system for creating and validating low-level description of electronic design
US5572436A (en) * 1990-04-06 1996-11-05 Lsi Logic Corporation Method and system for creating and validating low level description of electronic design
US5557531A (en) * 1990-04-06 1996-09-17 Lsi Logic Corporation Method and system for creating and validating low level structural description of electronic design from higher level, behavior-oriented description, including estimating power dissipation of physical implementation
US5544066A (en) * 1990-04-06 1996-08-06 Lsi Logic Corporation Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including estimation and comparison of low-level design constraints
US5222030A (en) * 1990-04-06 1993-06-22 Lsi Logic Corporation Methodology for deriving executable low-level structural descriptions and valid physical implementations of circuits and systems from high-level semantic specifications and descriptions thereof
US5598344A (en) * 1990-04-06 1997-01-28 Lsi Logic Corporation Method and system for creating, validating, and scaling structural description of electronic device
US5220512A (en) * 1990-04-19 1993-06-15 Lsi Logic Corporation System for simultaneous, interactive presentation of electronic circuit diagrams and simulation data
US5541849A (en) * 1990-04-06 1996-07-30 Lsi Logic Corporation Method and system for creating and validating low level description of electronic design from higher level, behavior-oriented description, including estimation and comparison of timing parameters
US5572437A (en) * 1990-04-06 1996-11-05 Lsi Logic Corporation Method and system for creating and verifying structural logic model of electronic design from behavioral description, including generation of logic and timing models
US5557537A (en) * 1990-07-12 1996-09-17 Normann; Linda M. Method and apparatus for designing and editing a distribution system for a building
WO1992001262A1 (en) * 1990-07-12 1992-01-23 First Graphics, Inc. Method and apparatus for designing a distribution system for a building
US5227983A (en) * 1990-07-12 1993-07-13 First Graphics, Inc. Method and apparatus for designing a distribution system for a building
WO1993022741A2 (en) * 1992-04-29 1993-11-11 First Graphics, Inc. Method and apparatus for designing and editing a distribution system for a building
US5526517A (en) * 1992-05-15 1996-06-11 Lsi Logic Corporation Concurrently operating design tools in an electronic computer aided design system
JPH07249748A (ja) * 1994-03-14 1995-09-26 Fujitsu Ltd マスタースライス型ｌｓｉの設計装置
WO1995034866A1 (en) * 1994-06-14 1995-12-21 Telefonaktiebolaget Lm Ericsson A method and system for manipulating intelligent representations of real equipment within a graphical computer system
US5636133A (en) * 1995-05-19 1997-06-03 International Business Machines Corporation Efficient generation of fill shapes for chips and packages
US6175948B1 (en) 1998-02-05 2001-01-16 Motorola, Inc. Method and apparatus for a waveform compiler
US6772017B1 (en) * 2000-01-20 2004-08-03 Fisher-Rosemount Systems, Inc. Tool for configuring and managing a process control network including the use of spatial information
US7536664B2 (en) 2004-08-12 2009-05-19 International Business Machines Corporation Physical design system and method
US20090039407A1 (en) * 2005-03-17 2009-02-12 Vora Madhukar B Vertically integrated flash EPROM for greater density and lower cost
US8441502B2 (en) * 2007-05-01 2013-05-14 M.E.P. Cad, Inc. Methods and apparatuses for resolving a CAD drawing conflict with an arm around
US8600706B2 (en) 2007-05-01 2013-12-03 Auto Prep, Llc Systems and methods for identifying crash sources in a CAD environment
US8224628B2 (en) * 2007-05-01 2012-07-17 M.E.P. Cad, Inc. Methods and apparatuses for placing a flexible drop in a CAD drawing
AU2008248197B2 (en) 2007-05-01 2011-12-01 M.E.P. Cad, Inc. Methods and apparatuses for handling a conflict in a CAD drawing
US8773425B2 (en) * 2007-05-01 2014-07-08 M.E.P. CAD Inc. Methods and apparatuses for proposing resolutions to conflicts in a CAD drawing with reflections
US8150660B2 (en) * 2007-05-01 2012-04-03 M.E.P. Cad, Inc. Methods and apparatuses for automatically selecting a pipe in a CAD drawing
US20100121614A1 (en) 2007-05-01 2010-05-13 M.E.P. Cad, Inc. Methods and Apparatuses for Preprocessing a CAD Drawing
US8554520B2 (en) 2007-05-01 2013-10-08 Auto Prep, Llc Systems and methods for differentiating and associating multiple drawings in a CAD environment
US9358411B2 (en) 2011-05-27 2016-06-07 Victaulic Company Flexible dry sprinkler
BR112017010816A2 (pt) * 2014-11-24 2017-12-26 Bayer Ag método de configuração de uma fábrica de produção projetada para realização de pelo menos uma reação química.

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4377849A (en) * 1980-12-29 1983-03-22 International Business Machines Corporation Macro assembler process for automated circuit design
JPS58187033A (ja) 1982-04-26 1983-11-01 Nippon Telegr & Teleph Corp <Ntt> 移動通信制御方式
JPS5945575A (ja) 1982-09-03 1984-03-14 テレシス・コ−ポレ−シヨン・オブ・デラウエア・インコ−ポレ−テツド コンピユ−タ利用設計装置およびそれによる設計方法
JPS5966763A (ja) 1982-10-08 1984-04-16 Mitsubishi Yuka Eng Kk 配管経路設計用小形電子計算機
JPS6079470A (ja) 1983-10-07 1985-05-07 Hitachi Ltd レイアウト支援装置

Also Published As

Publication number Publication date
JPH0638266B2 (ja) 1994-05-18
EP0195976A3 (en) 1988-12-14
EP0195976B1 (de) 1994-08-03
DE3650005D1 (de) 1994-09-08
JPS61213969A (ja) 1986-09-22
US4789944A (en) 1988-12-06
KR940009382B1 (ko) 1994-10-07
KR860007602A (ko) 1986-10-15
EP0195976A2 (de) 1986-10-01

Similar Documents

Publication Publication Date Title
DE3650005T2 (de) Entwerfungsunterstützungsverfahren und Gerät dafür.
DE3583131D1 (de) Ortungssuchverfahren und geraet.
DE3650246D1 (de) Entwicklungsverfahren und Gerät.
KR870700401A (ko) 유동 조립-코팅장치 및 방법
DE3678816D1 (de) Anzeigevorrichtung und herstellungsverfahren.
DE3878357T2 (de) Aufzeichnungsverfahren und aufzeichnungsgeraet.
DE3673479D1 (de) Abstuetzvorrichtung.
DE3672397D1 (de) Haltevorrichtung.
IT8720296A0 (it) Procedimento e dispositivo per cordonare.
DE3669589D1 (de) Wiegemethode und wiegesystem.
DE3671533D1 (de) Immunotestverfahren und reagenz dafuer.
DE3679764D1 (de) Zaepfchen und grundlage dafuer.
KR870700568A (ko) 전진할 수 있는 지지장치
DE3669644D1 (de) Epiliergeraet.
DE3673609D1 (de) Aufzeichnungsgeraet und aufzeichnungsverfahren.
DE3682945D1 (de) Aufzeichnungsverfahren und geraet dafuer.
DE3482103D1 (de) Aufstellungs- und haltevorrichtung.
NO863584D0 (no) Betraktningsanordning.
DE3675325D1 (de) Kaltverfestigungsvorrichtung.
DE3672759D1 (de) Entschichtungsvorrichtung.
FI860551A0 (fi) Gas-luft-avskiljare.
DE3771768D1 (de) Nachweismethode und geraet.
NO862343L (no) Elektrolysoer med diafragma-elektrode-sandwich-anordning og herfor egnet montasje-innretning.
DE3675164D1 (de) Zeichengeraet.
BR8703091A (pt) Dispositivo de posicionamento e aproximacao grossa

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee