DE3537796C2 - - Google Patents

Info

Publication number
DE3537796C2
DE3537796C2 DE3537796A DE3537796A DE3537796C2 DE 3537796 C2 DE3537796 C2 DE 3537796C2 DE 3537796 A DE3537796 A DE 3537796A DE 3537796 A DE3537796 A DE 3537796A DE 3537796 C2 DE3537796 C2 DE 3537796C2
Authority
DE
Germany
Prior art keywords
layer
laminate
circuit
catalyzed
photoinitiator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE3537796A
Other languages
German (de)
English (en)
Other versions
DE3537796A1 (de
Inventor
Roxy Ni East Brunswick N.J. Us Fan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
EIDP Inc
Original Assignee
EI Du Pont de Nemours and Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by EI Du Pont de Nemours and Co filed Critical EI Du Pont de Nemours and Co
Publication of DE3537796A1 publication Critical patent/DE3537796A1/de
Application granted granted Critical
Publication of DE3537796C2 publication Critical patent/DE3537796C2/de
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4644Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
    • H05K3/4661Adding a circuit layer by direct wet plating, e.g. electroless plating; insulating materials adapted therefor
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0011Working of insulating substrates or insulating layers
    • H05K3/0017Etching of the substrate by chemical or physical means
    • H05K3/0023Etching of the substrate by chemical or physical means by exposure and development of a photosensitive insulating layer
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01Dielectrics
    • H05K2201/0183Dielectric layers
    • H05K2201/0195Dielectric or adhesive layers comprising a plurality of layers, e.g. in a multilayer structure
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03Conductive materials
    • H05K2201/0332Structure of the conductor
    • H05K2201/0335Layered conductors or foils
    • H05K2201/0347Overplating, e.g. for reinforcing conductors or bumps; Plating over filled vias
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09Shape and layout
    • H05K2201/09209Shape and layout details of conductors
    • H05K2201/095Conductive through-holes or vias
    • H05K2201/09509Blind vias, i.e. vias having one side closed
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/05Patterning and lithography; Masks; Details of resist
    • H05K2203/0502Patterning and lithography
    • H05K2203/0505Double exposure of the same photosensitive layer
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/05Patterning and lithography; Masks; Details of resist
    • H05K2203/0502Patterning and lithography
    • H05K2203/0525Patterning by phototackifying or by photopatterning adhesive
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/07Treatments involving liquids, e.g. plating, rinsing
    • H05K2203/0703Plating
    • H05K2203/072Electroless plating, e.g. finish plating or initial plating
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/10Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/102Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by bonding of conductive powder, i.e. metallic powder
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/10Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/18Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material
    • H05K3/181Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material by electroless plating
    • H05K3/182Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material by electroless plating characterised by the patterning method
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/24Reinforcing the conductive pattern
    • H05K3/245Reinforcing conductive patterns made by printing techniques or by other techniques for applying conductive pastes, inks or powders; Reinforcing other conductive patterns by such techniques
    • H05K3/246Reinforcing conductive paste, ink or powder patterns by other methods, e.g. by plating

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Application Of Or Painting With Fluid Materials (AREA)
  • Laminated Bodies (AREA)
  • Photosensitive Polymer And Photoresist Processing (AREA)
DE19853537796 1984-10-26 1985-10-24 Verfahren zur herstellung mehrschichtiger gedruckter schaltungen Granted DE3537796A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/665,002 US4567062A (en) 1984-10-26 1984-10-26 Process for photoformed plastic multistrate using two layer film

Publications (2)

Publication Number Publication Date
DE3537796A1 DE3537796A1 (de) 1986-04-30
DE3537796C2 true DE3537796C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1989-03-30

Family

ID=24668318

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19853537796 Granted DE3537796A1 (de) 1984-10-26 1985-10-24 Verfahren zur herstellung mehrschichtiger gedruckter schaltungen

Country Status (3)

Country Link
US (1) US4567062A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS61114851A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE3537796A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4902610A (en) * 1985-08-02 1990-02-20 Shipley Company Inc. Method for manufacture of multilayer circuit board
JPS6364394A (ja) * 1986-09-05 1988-03-22 株式会社日立製作所 プリント配線板の製造方法
US4859571A (en) * 1986-12-30 1989-08-22 E. I. Du Pont De Nemours And Company Embedded catalyst receptors for metallization of dielectrics
US4737446A (en) * 1986-12-30 1988-04-12 E. I. Du Pont De Nemours And Company Method for making multilayer circuits using embedded catalyst receptors
US4720322A (en) * 1987-04-13 1988-01-19 Texas Instruments Incorporated Plasma etching of blind vias in printed wiring board dielectric
US5368884A (en) * 1991-11-06 1994-11-29 Nippon Paint Co., Ltd. Method of forming solder mask
TW277204B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1994-12-02 1996-06-01 Nippon Paint Co Ltd
US5545510A (en) * 1995-03-28 1996-08-13 Mac Dermid, Inc. Photodefinable dielectric composition useful in the manufacture of printed circuits
JP3398557B2 (ja) * 1997-01-29 2003-04-21 インターナショナル・ビジネス・マシーンズ・コーポレーション 表層配線プリント基板の製造方法
US6016005A (en) * 1998-02-09 2000-01-18 Cellarosi; Mario J. Multilayer, high density micro circuit module and method of manufacturing same
US7052824B2 (en) * 2000-06-30 2006-05-30 E. I. Du Pont De Nemours And Company Process for thick film circuit patterning

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4157407A (en) * 1978-02-13 1979-06-05 E. I. Du Pont De Nemours And Company Toning and solvent washout process for making conductive interconnections
EP0003801B1 (en) * 1978-02-17 1982-06-09 E.I. Du Pont De Nemours And Company Use of photosensitive stratum to create through-hole connections in circuit boards
US4329620A (en) * 1979-02-23 1982-05-11 Raytheon Company Cathode ray tube with light transparent panel and adhesive therefor
US4454168A (en) * 1982-09-29 1984-06-12 E. I. Du Pont De Nemours And Company Printed circuits prepared from metallized photoadhesive layers
US4469777A (en) * 1983-12-01 1984-09-04 E. I. Du Pont De Nemours And Company Single exposure process for preparing printed circuits

Also Published As

Publication number Publication date
JPS61114851A (ja) 1986-06-02
US4567062A (en) 1986-01-28
DE3537796A1 (de) 1986-04-30
JPH0217355B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1990-04-20

Similar Documents

Publication Publication Date Title
CA1219378A (en) Single exposure process for preparing printed circuits
DE3788479T2 (de) Laminierung eines photopolymerisierbaren Films auf einem Träger mittels einer nicht photoempfindlichen flüssigen Zwischenschicht.
US4157407A (en) Toning and solvent washout process for making conductive interconnections
EP0127689B1 (de) Verfahren zum Herstellen von gedruckten Schaltungen mit in das Isolierstoffsubstrat eingebetteten metallischen Leiterzugstrukturen
DE69218344T2 (de) Herstellungsverfahren für eine gedruckte Schaltung
US4360570A (en) Use of photosensitive stratum to create through-hole connections in circuit boards
DE3537796C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE3750279T2 (de) Abbildungsverfahren für den Aufbau keramischer elektronischer Schaltkreise.
DE3541427C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE3108080A1 (de) Verfahren zur herstellung einer gedruckten schaltung
EP0141389A2 (de) Verfahren zur Herstellung von bildmässig strukturierten Resistschichten und für dieses Verfahren geeigneter Trockenfilmresists
KR100527805B1 (ko) 후막 회로 패턴화 방법
DE4103834C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP0549791A1 (de) Mehrlagenleiterplatte und verfahren zu ihrer herstellung
EP1123644B1 (de) Verfahren zur herstellung von mehrlagenschaltungen
DE69105753T2 (de) Herstellungsmethode einer dünnschichtmehrlagenstruktur.
DE3688255T2 (de) Verfahren zur herstellung von mehrschichtleiterplatten.
DE2636683A1 (de) Gedruckte schaltung und verfahren zu ihrer herstellung
WO1996000492A1 (de) Verfahren und vorrichtung zum beschichten von leiterplatten, insbesondere zur herstellung von multi-chip-modulen
DE4113483C2 (de) Verfahren zur Erzeugung feiner Leiterbahnen auf einem keramischen Träger
DE69027530T2 (de) Verfahren zur erhöhung des isolationswiderstandes von leiterplatten
DE68920186T2 (de) Photopolymerisierbare Zusammensetzungen.
DE19501693C2 (de) Verfahren zum Herstellen von elektronischen Bauelementen und mit diesem Verfahren hergestelltes elektronisches Bauelement
DE2838982A1 (de) Verfahren zum herstellen von mehrebenen-leiterplatten
DE2700868A1 (de) Verfahren zur herstellung von gedruckten schaltungsplatten mit schichtwiderstaenden

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
D2 Grant after examination
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee