DE3368831D1 - Signal transmitting circuit - Google Patents
Signal transmitting circuitInfo
- Publication number
- DE3368831D1 DE3368831D1 DE8383105868T DE3368831T DE3368831D1 DE 3368831 D1 DE3368831 D1 DE 3368831D1 DE 8383105868 T DE8383105868 T DE 8383105868T DE 3368831 T DE3368831 T DE 3368831T DE 3368831 D1 DE3368831 D1 DE 3368831D1
- Authority
- DE
- Germany
- Prior art keywords
- signal transmitting
- transmitting circuit
- circuit
- signal
- transmitting
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/131—Digitally controlled
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/00078—Fixed delay
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
- H03K2005/0015—Layout of the delay element
- H03K2005/00195—Layout of the delay element using FET's
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Static Random-Access Memory (AREA)
- Logic Circuits (AREA)
- Pulse Circuits (AREA)
- Dram (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57102618A JPS58220291A (ja) | 1982-06-15 | 1982-06-15 | 信号伝般時間制御回路 |
Publications (1)
Publication Number | Publication Date |
---|---|
DE3368831D1 true DE3368831D1 (en) | 1987-02-05 |
Family
ID=14332231
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE8383105868T Expired DE3368831D1 (en) | 1982-06-15 | 1983-06-15 | Signal transmitting circuit |
Country Status (4)
Country | Link |
---|---|
US (1) | US4573145A (de) |
EP (1) | EP0096896B1 (de) |
JP (1) | JPS58220291A (de) |
DE (1) | DE3368831D1 (de) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4714924A (en) * | 1985-12-30 | 1987-12-22 | Eta Systems, Inc. | Electronic clock tuning system |
JPH0644393B2 (ja) * | 1986-04-08 | 1994-06-08 | 日本電気株式会社 | 半導体メモリ |
JP2590122B2 (ja) * | 1987-08-07 | 1997-03-12 | 富士通株式会社 | 半導体メモリ |
JP2572607B2 (ja) * | 1987-09-25 | 1997-01-16 | セイコーエプソン株式会社 | 半導体記憶装置 |
JP2941817B2 (ja) * | 1988-09-14 | 1999-08-30 | 株式会社日立製作所 | ベクトル処理装置 |
US5327392A (en) * | 1989-01-13 | 1994-07-05 | Kabushiki Kaisha Toshiba | Semiconductor integrated circuit capable of preventing occurrence of erroneous operation due to noise |
KR100355229B1 (ko) * | 2000-01-28 | 2002-10-11 | 삼성전자 주식회사 | 카스 명령의 동작 지연 기능을 구비한 반도체 메모리 장치및 이에 적용되는 버퍼와 신호전송 회로 |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3155959A (en) * | 1960-11-04 | 1964-11-03 | Westinghouse Electric Corp | Timed output pulse providing device responsive to digital input signals |
DE1524231A1 (de) * | 1966-03-17 | 1970-04-30 | Telefunken Patent | Rechenmaschine mit einem Verzoegerungs-Umlaufspeicher |
JPS5022593B1 (de) * | 1970-06-15 | 1975-07-31 | ||
JPS5245247A (en) * | 1975-10-08 | 1977-04-09 | Hitachi Ltd | Pulse width convertor circuit |
DE2553517C3 (de) * | 1975-11-28 | 1978-12-07 | Ibm Deutschland Gmbh, 7000 Stuttgart | Verzögerungsschaltung mit Feldeffekttransistoren |
US4272834A (en) * | 1978-10-06 | 1981-06-09 | Hitachi, Ltd. | Data line potential setting circuit and MIS memory circuit using the same |
JPS5587384A (en) * | 1978-12-22 | 1980-07-02 | Hitachi Ltd | Semiconductor memory circuit |
JPS5851354B2 (ja) * | 1980-10-15 | 1983-11-16 | 富士通株式会社 | 半導体記憶装置 |
-
1982
- 1982-06-15 JP JP57102618A patent/JPS58220291A/ja active Granted
-
1983
- 1983-06-15 DE DE8383105868T patent/DE3368831D1/de not_active Expired
- 1983-06-15 US US06/504,562 patent/US4573145A/en not_active Expired - Lifetime
- 1983-06-15 EP EP83105868A patent/EP0096896B1/de not_active Expired
Also Published As
Publication number | Publication date |
---|---|
EP0096896A2 (de) | 1983-12-28 |
JPH0237039B2 (de) | 1990-08-22 |
US4573145A (en) | 1986-02-25 |
EP0096896B1 (de) | 1986-12-30 |
JPS58220291A (ja) | 1983-12-21 |
EP0096896A3 (en) | 1984-09-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57181294A (en) | Signal transmitting circuit | |
GB8427423D0 (en) | Signal transmission | |
GB8303547D0 (en) | Transmitting signals between two parts | |
DE3468156D1 (en) | Signal selection circuit | |
DE3165109D1 (en) | Signal comparison circuit | |
GB8307628D0 (en) | Signal transmission devices | |
GB8330354D0 (en) | Signal transmission | |
GB2129256B (en) | Signal detection circuit | |
GB2087673B (en) | Signal synchronizing circuit | |
GB8328545D0 (en) | Coupling circuit | |
GB2134736B (en) | Signal generating circuit | |
GB2138231B (en) | Signal transmission circuit | |
GB2130036B (en) | Signal translating circuit | |
DE3377963D1 (en) | Signal input circuit | |
JPS5753167A (en) | Signal transmitting circuit | |
GB8307589D0 (en) | Signal interface circuit | |
GB2083961B (en) | Signal interconnecting circuit | |
DE3368831D1 (en) | Signal transmitting circuit | |
GB2134714B (en) | Signal transmitter switch | |
GB2086160B (en) | Signal synchronizing circuit | |
GB8307624D0 (en) | Signal converter circuit | |
JPS5769500A (en) | Signal transmitting circuit | |
GB2129247B (en) | Signal sampling circuit | |
GB8313984D0 (en) | Signal processing circuit | |
GB8410302D0 (en) | Signal transmission |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8327 | Change in the person/name/address of the patent owner |
Owner name: NEC ELECTRONICS CORP., KAWASAKI, KANAGAWA, JP |