DE3269841D1 - Fet adder circuit - Google Patents

Fet adder circuit

Info

Publication number
DE3269841D1
DE3269841D1 DE8282108524T DE3269841T DE3269841D1 DE 3269841 D1 DE3269841 D1 DE 3269841D1 DE 8282108524 T DE8282108524 T DE 8282108524T DE 3269841 T DE3269841 T DE 3269841T DE 3269841 D1 DE3269841 D1 DE 3269841D1
Authority
DE
Germany
Prior art keywords
fet
adder circuit
adder
circuit
fet adder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
DE8282108524T
Other languages
English (en)
Inventor
Ziba Thomas Dearden
Yogishwar Kumar Puri
William W Sproul Iii
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of DE3269841D1 publication Critical patent/DE3269841D1/de
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/501—Half or full adders, i.e. basic adder cells for one denomination
    • G06F7/503—Half or full adders, i.e. basic adder cells for one denomination using carry switching, i.e. the incoming carry being connected directly, or only via an inverter, to the carry output under control of a carry propagate signal

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)
DE8282108524T 1981-10-27 1982-09-16 Fet adder circuit Expired DE3269841D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/315,826 US4471454A (en) 1981-10-27 1981-10-27 Fast, efficient, small adder

Publications (1)

Publication Number Publication Date
DE3269841D1 true DE3269841D1 (de) 1986-04-17

Family

ID=23226229

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8282108524T Expired DE3269841D1 (de) 1981-10-27 1982-09-16 Fet adder circuit

Country Status (4)

Country Link
US (1) US4471454A (de)
EP (1) EP0077912B1 (de)
JP (1) JPS5876947A (de)
DE (1) DE3269841D1 (de)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4622648A (en) * 1982-05-10 1986-11-11 American Microsystems, Inc. Combinational logic structure using PASS transistors
US4523292A (en) * 1982-09-30 1985-06-11 Rca Corporation Complementary FET ripple carry binary adder circuit
JPS59139447A (ja) * 1983-01-28 1984-08-10 Matsushita Electric Ind Co Ltd 全加算器
US4559609A (en) * 1983-02-07 1985-12-17 At&T Bell Laboratories Full adder using transmission gates
JPS59211138A (ja) * 1983-05-16 1984-11-29 Toshiba Corp 全加算回路
US4583192A (en) * 1983-09-30 1986-04-15 Motorola, Inc. MOS full adder circuit
NL8304400A (nl) * 1983-12-22 1985-07-16 Philips Nv Digitale geintegreerde schakeling met complementaire veldeffekttransistoren.
JPS60134932A (ja) * 1983-12-24 1985-07-18 Toshiba Corp プリチヤ−ジ型の桁上げ連鎖加算回路
US4563751A (en) * 1984-04-26 1986-01-07 Motorola, Inc. Carry propagate adder circuit which differentially senses a carry input
US4866658A (en) * 1984-09-10 1989-09-12 Raytheon Company High speed full adder
US4685079A (en) * 1984-12-14 1987-08-04 Rca Corporation Ripple-borrow binary subtraction circuit
US4689763A (en) * 1985-01-04 1987-08-25 Advanced Micro Devices, Inc. CMOS full adder circuit
US4709346A (en) * 1985-04-01 1987-11-24 Raytheon Company CMOS subtractor
JPS62103732A (ja) * 1985-10-30 1987-05-14 Mitsubishi Electric Corp Ｍｏｓトランジスタ回路
US4739503A (en) * 1986-04-21 1988-04-19 Rca Corporation Carry/borrow propagate adder/subtractor
FR2612660B1 (fr) * 1987-03-18 1990-10-19 Hmida Hedi Dispositif de calcul binaire
JP2607538B2 (ja) * 1987-08-28 1997-05-07 株式会社日立製作所 加算回路
DE59010655D1 (de) * 1990-04-25 1997-04-03 Itt Ind Gmbh Deutsche Paralleladdierwerk
US7265917B2 (en) * 2003-12-23 2007-09-04 Carl Zeiss Smt Ag Replacement apparatus for an optical element

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3602705A (en) * 1970-03-25 1971-08-31 Westinghouse Electric Corp Binary full adder circuit
US3932734A (en) * 1974-03-08 1976-01-13 Hawker Siddeley Dynamics Limited Binary parallel adder employing high speed gating circuitry
DE2460897C3 (de) * 1974-12-21 1978-10-05 Olympia Werke Ag, 2940 Wilhelmshaven Parallel-Rechenwerk für Addition und Subtraktion
JPS5841533B2 (ja) * 1975-10-31 1983-09-13 日本電気株式会社 ゼンカゲンサンカイロ
US4052604A (en) * 1976-01-19 1977-10-04 Hewlett-Packard Company Binary adder
JPS52152132A (en) * 1976-06-14 1977-12-17 Matsushita Electric Ind Co Ltd Carry siganl generator circuit
US4110832A (en) * 1977-04-28 1978-08-29 International Business Machines Corporation Carry save adder
SU840891A1 (ru) * 1978-05-15 1981-06-23 Винницкийполитехнический Институт Параллельный сумматор кодов фибоначчи
US4272828A (en) * 1979-01-03 1981-06-09 Honeywell Information Systems Inc. Arithmetic logic apparatus for a data processing system
DE3035631A1 (de) * 1980-09-20 1982-05-06 Deutsche Itt Industries Gmbh, 7800 Freiburg Binaerer mos-paralleladdierer
US4435782A (en) * 1981-06-29 1984-03-06 International Business Machines Corp. Data processing system with high density arithmetic and logic unit

Also Published As

Publication number Publication date
JPS5876947A (ja) 1983-05-10
US4471454A (en) 1984-09-11
EP0077912B1 (de) 1986-03-12
JPH0310973B2 (de) 1991-02-14
EP0077912A1 (de) 1983-05-04

Similar Documents

Publication Publication Date Title
ATA98182A (de) Bauelement
DE3269841D1 (de) Fet adder circuit
FR2535126B1 (fr) Circuit de retardateur
DE3364452D1 (de) Fet circuits
FR2508265B1 (fr) Circuit de desaccentuation video
FI823709L (fi) Kopplingsanordning
FI830324L (fi) Elektroniskt ballastsystem foer gasurladdningsroer
AT383903B (de) Schaltungsanordnung
BE895402A (fr) Circuit comparateur
BE891254A (fr) Circuit comparateur
KR840000815U (ko) 전자개폐장치
KR840000851U (ko) Am 변조회로
BE892026A (fr) Voertuig met voorwielaandrijving
FI830445L (fi) Braenslesystem foer marina dieselmotorer
KR830003364U (ko) 회로 차단기
BE895065R (fr) Additionneur binaire
BE893032R (fr) Additionneur binaire
DK385782A (da) Overloebsblok
FI830771L (fi) Elektronisk vaog
FI822593L (fi) Elektroniska byggdelar
KR840002448U (ko) 제어회로
KR830003356U (ko) 전자 접촉기
BR6101538U (pt) Multchave eletronica
DD160491A3 (de) Elektronischer zeitverzoegerungsschalter
KR830003370U (ko) 전자 개폐장치

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee