DE3144849C2 - - Google Patents

Info

Publication number
DE3144849C2
DE3144849C2 DE19813144849 DE3144849A DE3144849C2 DE 3144849 C2 DE3144849 C2 DE 3144849C2 DE 19813144849 DE19813144849 DE 19813144849 DE 3144849 A DE3144849 A DE 3144849A DE 3144849 C2 DE3144849 C2 DE 3144849C2
Authority
DE
Germany
Prior art keywords
glass master
alignment marks
adjustment
layer
radial distances
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE19813144849
Other languages
German (de)
English (en)
Other versions
DE3144849A1 (de
Inventor
Peter Dr.Rer.Nat. 8031 Eichenau De Mengel
Guenter Dr.-Ing. 8150 Holzkirchen De Doemens
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Priority to DE19813144849 priority Critical patent/DE3144849A1/de
Publication of DE3144849A1 publication Critical patent/DE3144849A1/de
Application granted granted Critical
Publication of DE3144849C2 publication Critical patent/DE3144849C2/de
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4611Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4638Aligning and fixing the circuit boards before lamination; Detecting or measuring the misalignment after lamination; Aligning external circuit patterns or via connections relative to internal circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0266Marks, test patterns or identification means
    • H05K1/0269Marks, test patterns or identification means for visual or optical inspection
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/05Patterning and lithography; Masks; Details of resist
    • H05K2203/0548Masks
    • H05K2203/056Using an artwork, i.e. a photomask for exposing photosensitive layers
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0002Apparatus or processes for manufacturing printed circuits for manufacturing artworks for printed circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/0008Apparatus or processes for manufacturing printed circuits for aligning or positioning of tools relative to the circuit board

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Length Measuring Devices By Optical Means (AREA)
DE19813144849 1981-11-11 1981-11-11 Opto-elektronisches justierverfahren bei der herstellung von mehrlagenschaltungen Granted DE3144849A1 (de)

Priority Applications (1)

Application Number Priority Date Filing Date Title
DE19813144849 DE3144849A1 (de) 1981-11-11 1981-11-11 Opto-elektronisches justierverfahren bei der herstellung von mehrlagenschaltungen

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19813144849 DE3144849A1 (de) 1981-11-11 1981-11-11 Opto-elektronisches justierverfahren bei der herstellung von mehrlagenschaltungen

Publications (2)

Publication Number Publication Date
DE3144849A1 DE3144849A1 (de) 1983-05-19
DE3144849C2 true DE3144849C2 (fr) 1990-07-12

Family

ID=6146166

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19813144849 Granted DE3144849A1 (de) 1981-11-11 1981-11-11 Opto-elektronisches justierverfahren bei der herstellung von mehrlagenschaltungen

Country Status (1)

Country Link
DE (1) DE3144849A1 (fr)

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3544801A (en) * 1969-05-01 1970-12-01 Fairchild Camera Instr Co Mask design for optical alignment systems
US3844655A (en) * 1973-07-27 1974-10-29 Kasper Instruments Method and means for forming an aligned mask that does not include alignment marks employed in aligning the mask
DE2812976C2 (de) * 1978-03-23 1980-03-06 Erich Ing.(Grad.) 3003 Ronnenberg Luther Verfahren zur Feststellung des Versatzes zwischen Leiterbahnen und Kontaktlöchern bei einer Leiterplatte sowie eine Leiterplatte zur Verwendung in diesem Verfahren
DE2835353C2 (de) * 1978-08-11 1982-05-13 Luther & Maelzer Gmbh, 3050 Wunstorf Verfahren zur Feststellung des Versatzes zwischen Kontaktlöchern und Leiterbahnen bei einer Leiterplatte sowie eine Leiterplatte zur Verwendung in diesem Verfahren
US4353087A (en) * 1979-03-12 1982-10-05 The Perkin-Elmer Corporation Automatic mask alignment

Also Published As

Publication number Publication date
DE3144849A1 (de) 1983-05-19

Similar Documents

Publication Publication Date Title
EP0053272B1 (fr) Plaque à circuits imprimés multicouche et procédé pour déterminer la position véritable des plages de contact internes
DE19829986C1 (de) Verfahren zur Direktbelichtung von Leiterplattensubstraten
EP1110439B1 (fr) Procede et dispositif pour etalonner un deplacement et/ou une position angulaire d'un systeme de retenue dans un dispositif destine a produire des blocs de composants electriques et substrat d'etalonnage
EP1784071A1 (fr) Système de préparation d'un circuit imprimé multicouche pour le perçage de trous de contact
DE69502276T3 (de) Leiterplattenprüfanordnung mit Testadapter und Verfahren zum Ausrichten desselben
DE10043728C2 (de) Verfahren zum Prüfen von Leiterplatten und Verwendung einer Vorrichtung zum Ausführen des Verfahrens
DE3937988C2 (de) Präzisions-Positionierung mit Hilfe von elektrischen Messungen
DE19605255B4 (de) Verfahren und Vorrichtung zum Betrachten von Beschaltungs- bzw. Verdrahtungsmustern in einer gedruckten Schaltungsplatte
DE60033258T2 (de) Einrichtung zur Bestimmung eines Positionsfehlers
DE3050497C2 (fr)
DE4406674B4 (de) Verfahren zum Prüfen einer Elektrodenplatte
DE3144849C2 (fr)
WO2024061851A1 (fr) Procédé et dispositif permettant la mise en contact électrique de composants électroniques
EP1606981B1 (fr) Procede et dispositif d'alignement d'un substrat et d'un gabarit d'impression lors d'une impression de pate de brasage
DE3031103C2 (de) Verfahren zur Prüfung des Lageversatzes bei Mehrlagenleiterplatten
EP0602258B1 (fr) Circuits imprimés avec densité de câblage localement plus élevée et trous de connexion coniques, ainsi que leur méthode de fabrication
DE102020113134A1 (de) Bearbeitungsstation und Verfahren zur Bearbeitung von Werkstücken
EP0184820A2 (fr) Dispositif pour l'alignement de plaquettes brutes et inexposées et de masques photographiques les uns par rapport aux autres ainsi que des masques photographiques afin de les y appliquer
DE10129760B4 (de) Schaltungsträger mit Fiducial sowie Verfahren zu dessen Herstellung und Verfahren zur Qualitätsprüfung
CH682964A5 (de) Vorrichtung zum Herstellen einer elektrischen Schaltung.
EP2633547B1 (fr) Procédé de détermination de la position d'un axe de rotation
EP1481577B1 (fr) Procedes et dispositifs pour determiner la qualite de processus de fabrication au cours desquels des substrats sont traites
DE202005017409U1 (de) Vorrichtung zum Vorbereiten einer Mehrschicht-Leiterplatte auf das Bohren von Kontaktierungsbohrungen
EP1274289A1 (fr) Panneau à circuit HDI et procédé de fabrication d'un panneau à circuit HDI
WO1999002024A1 (fr) Dispositif et procede de mesure de la position en hauteur de connexions de composants

Legal Events

Date Code Title Description
OM8 Search report available as to paragraph 43 lit. 1 sentence 1 patent law
8110 Request for examination paragraph 44
D2 Grant after examination
8364 No opposition during term of opposition
8320 Willingness to grant licenses declared (paragraph 23)
8339 Ceased/non-payment of the annual fee