DE3072023D1 - Method to make a silicon layer being partly polycrystalline and partly monocrystalline - Google Patents
Method to make a silicon layer being partly polycrystalline and partly monocrystallineInfo
- Publication number
- DE3072023D1 DE3072023D1 DE8080107863T DE3072023T DE3072023D1 DE 3072023 D1 DE3072023 D1 DE 3072023D1 DE 8080107863 T DE8080107863 T DE 8080107863T DE 3072023 T DE3072023 T DE 3072023T DE 3072023 D1 DE3072023 D1 DE 3072023D1
- Authority
- DE
- Germany
- Prior art keywords
- partly
- make
- silicon layer
- monocrystalline
- polycrystalline
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 title 1
- 229910052710 silicon Inorganic materials 0.000 title 1
- 239000010703 silicon Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02439—Materials
- H01L21/02488—Insulating materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02436—Intermediate layers between substrates and deposited layers
- H01L21/02494—Structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/02636—Selective deposition, e.g. simultaneous growth of mono- and non-monocrystalline semiconductor materials
- H01L21/02639—Preparation of substrate for selective deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02656—Special treatments
- H01L21/02664—Aftertreatments
- H01L21/02667—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth
- H01L21/02675—Crystallisation or recrystallisation of non-monocrystalline semiconductor materials, e.g. regrowth using laser beams
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/268—Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/312—Organic layers, e.g. photoresist
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76248—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using lateral overgrowth techniques, i.e. ELO techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/04—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their crystalline structure, e.g. polycrystalline, cubic or particular orientation of crystalline planes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/0226—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
- H01L21/02263—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
- H01L21/02271—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/092—Laser beam processing-diodes or transistor
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/123—Polycrystalline diffuse anneal
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S148/00—Metal treatment
- Y10S148/138—Roughened surface
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/111,570 US4269631A (en) | 1980-01-14 | 1980-01-14 | Selective epitaxy method using laser annealing for making filamentary transistors |
Publications (1)
Publication Number | Publication Date |
---|---|
DE3072023D1 true DE3072023D1 (en) | 1987-10-08 |
Family
ID=22339268
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE8080107863T Expired DE3072023D1 (en) | 1980-01-14 | 1980-12-12 | Method to make a silicon layer being partly polycrystalline and partly monocrystalline |
Country Status (4)
Country | Link |
---|---|
US (1) | US4269631A (de) |
EP (1) | EP0032211B1 (de) |
JP (1) | JPS56104434A (de) |
DE (1) | DE3072023D1 (de) |
Families Citing this family (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5638815A (en) * | 1979-09-07 | 1981-04-14 | Chiyou Lsi Gijutsu Kenkyu Kumiai | Manufacture of semiconductor device |
JPS5640275A (en) * | 1979-09-12 | 1981-04-16 | Hitachi Ltd | Preparation of semiconductor device |
NL8006339A (nl) * | 1979-11-21 | 1981-06-16 | Hitachi Ltd | Halfgeleiderinrichting en werkwijze voor de vervaar- diging daarvan. |
EP0029986B1 (de) * | 1979-11-29 | 1986-03-12 | Vlsi Technology Research Association | Verfahren zur Herstellung einer Halbleitervorrichtung mit Schottky-Übergang |
US4381201A (en) * | 1980-03-11 | 1983-04-26 | Fujitsu Limited | Method for production of semiconductor devices |
JPS56135969A (en) * | 1980-03-27 | 1981-10-23 | Fujitsu Ltd | Manufacture of semiconductor device |
JPS56144577A (en) * | 1980-04-10 | 1981-11-10 | Fujitsu Ltd | Production of semiconductor device |
US4318752A (en) * | 1980-05-16 | 1982-03-09 | Bell Telephone Laboratories, Incorporated | Heterojunction semiconductor laser fabrication utilizing laser radiation |
US4372990A (en) * | 1980-06-23 | 1983-02-08 | Texas Instruments Incorporated | Retaining wall technique to maintain physical shape of material during transient radiation annealing |
US4487639A (en) * | 1980-09-26 | 1984-12-11 | Texas Instruments Incorporated | Localized epitaxy for VLSI devices |
NL188550C (nl) * | 1981-07-02 | 1992-07-16 | Suwa Seikosha Kk | Werkwijze voor het vervaardigen van een halfgeleidersubstraat. |
US4379727A (en) * | 1981-07-08 | 1983-04-12 | International Business Machines Corporation | Method of laser annealing of subsurface ion implanted regions |
DE3278799D1 (en) * | 1981-08-31 | 1988-08-25 | Toshiba Kk | Method for manufacturing three-dimensional semiconductor device |
JPS5861622A (ja) * | 1981-10-09 | 1983-04-12 | Hitachi Ltd | 単結晶薄膜の製造方法 |
JPS5891621A (ja) * | 1981-11-26 | 1983-05-31 | Mitsubishi Electric Corp | 半導体装置の製造方法 |
JPS58101439A (ja) * | 1981-12-12 | 1983-06-16 | Toshiba Corp | 半導体装置の製造方法 |
US4670088A (en) * | 1982-03-18 | 1987-06-02 | Massachusetts Institute Of Technology | Lateral epitaxial growth by seeded solidification |
US4475955A (en) * | 1982-12-06 | 1984-10-09 | Harris Corporation | Method for forming integrated circuits bearing polysilicon of reduced resistance |
US4566914A (en) * | 1983-05-13 | 1986-01-28 | Micro Power Systems, Inc. | Method of forming localized epitaxy and devices formed therein |
FR2547954B1 (fr) * | 1983-06-21 | 1985-10-25 | Efcis | Procede de fabrication de composants semi-conducteurs isoles dans une plaquette semi-conductrice |
JPS60117613A (ja) * | 1983-11-30 | 1985-06-25 | Fujitsu Ltd | 半導体装置の製造方法 |
US4523370A (en) * | 1983-12-05 | 1985-06-18 | Ncr Corporation | Process for fabricating a bipolar transistor with a thin base and an abrupt base-collector junction |
JPS61121433A (ja) * | 1984-11-19 | 1986-06-09 | Sharp Corp | 半導体基板 |
US4651410A (en) * | 1984-12-18 | 1987-03-24 | Semiconductor Division Thomson-Csf Components Corporation | Method of fabricating regions of a bipolar microwave integratable transistor |
US4654958A (en) * | 1985-02-11 | 1987-04-07 | Intel Corporation | Process for forming isolated silicon regions and field-effect devices on a silicon substrate |
US4778775A (en) * | 1985-08-26 | 1988-10-18 | Intel Corporation | Buried interconnect for silicon on insulator structure |
GB2185851A (en) * | 1986-01-25 | 1987-07-29 | Plessey Co Plc | Method of fabricating an mos transistor |
US5514885A (en) * | 1986-10-09 | 1996-05-07 | Myrick; James J. | SOI methods and apparatus |
US5146304A (en) * | 1988-12-22 | 1992-09-08 | Honeywell Inc. | Self-aligned semiconductor device |
US5061644A (en) * | 1988-12-22 | 1991-10-29 | Honeywell Inc. | Method for fabricating self-aligned semiconductor devices |
USH1637H (en) * | 1991-09-18 | 1997-03-04 | Offord; Bruce W. | Laser-assisted fabrication of bipolar transistors in silicon-on-sapphire (SOS) |
JP2004063478A (ja) * | 2002-04-11 | 2004-02-26 | Fumimasa Yo | 薄膜トランジスタ及びその製造方法 |
EP2021626A4 (de) * | 2006-05-30 | 2013-08-07 | Analytical Design Service Corp | Windsystem mit vertikaler achse |
US20090045579A1 (en) * | 2007-08-14 | 2009-02-19 | Broadley Clifford J | Method of competitive marksmanship and game therefore |
FR2921752B1 (fr) * | 2007-10-01 | 2009-11-13 | Aplinov | Procede de chauffage d'une plaque par un flux lumineux. |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3585088A (en) * | 1968-10-18 | 1971-06-15 | Ibm | Methods of producing single crystals on supporting substrates |
US3730765A (en) * | 1970-09-15 | 1973-05-01 | Gen Electric | Method of providing polycrystalline silicon regions in monolithic integrated circuits |
US3796613A (en) * | 1971-06-18 | 1974-03-12 | Ibm | Method of forming dielectric isolation for high density pedestal semiconductor devices |
US3950187A (en) * | 1974-11-15 | 1976-04-13 | Simulation Physics, Inc. | Method and apparatus involving pulsed electron beam processing of semiconductor devices |
US4059707A (en) * | 1975-08-29 | 1977-11-22 | Rca Corporation | Method of filling apertures with crystalline material |
US4059461A (en) * | 1975-12-10 | 1977-11-22 | Massachusetts Institute Of Technology | Method for improving the crystallinity of semiconductor films by laser beam scanning and the products thereof |
US4187126A (en) * | 1978-07-28 | 1980-02-05 | Conoco, Inc. | Growth-orientation of crystals by raster scanning electron beam |
JPS5640275A (en) * | 1979-09-12 | 1981-04-16 | Hitachi Ltd | Preparation of semiconductor device |
NL8006339A (nl) * | 1979-11-21 | 1981-06-16 | Hitachi Ltd | Halfgeleiderinrichting en werkwijze voor de vervaar- diging daarvan. |
-
1980
- 1980-01-14 US US06/111,570 patent/US4269631A/en not_active Expired - Lifetime
- 1980-12-01 JP JP16815380A patent/JPS56104434A/ja active Granted
- 1980-12-12 EP EP80107863A patent/EP0032211B1/de not_active Expired
- 1980-12-12 DE DE8080107863T patent/DE3072023D1/de not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS5754929B2 (de) | 1982-11-20 |
JPS56104434A (en) | 1981-08-20 |
EP0032211A3 (en) | 1984-10-10 |
EP0032211A2 (de) | 1981-07-22 |
EP0032211B1 (de) | 1987-09-02 |
US4269631A (en) | 1981-05-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3072023D1 (en) | Method to make a silicon layer being partly polycrystalline and partly monocrystalline | |
JPS5796518A (en) | Method of forming polycrystalline silicon layer | |
DE3164903D1 (en) | Method for forming dielectric isolation regions in a monocrystalline silicon substrate | |
GB2146045B (en) | A method of making p-doped silicon films and devices made therefrom | |
JPS56137678A (en) | Method of forming polycrystalline silicon conductor structure | |
DE3376783D1 (en) | Isolation layer for photovoltaic device and method of producing same | |
DE3175577D1 (en) | Method of converting areas of semiconductor material into single crystal areas | |
DE2967558D1 (en) | Method for producing polycrystalline silicon nitride bodies | |
DE3277974D1 (en) | Method fabricating a polycrystalline silicon wafer | |
JPS5575225A (en) | Method of lowering specific resistance of doped polycrystalline silicon film | |
DE3362661D1 (en) | Method of producing a single-crystal silicon film | |
EP0180397A3 (en) | Method and apparatus for the production of polycrystalline silicon | |
DE3572423D1 (en) | Semiconductor device having a polycrystalline silicon interconnection layer and method for its manufacture | |
JPS57139972A (en) | Method of producing amorphous silicon solar battery | |
GB2145560B (en) | Amorphous silicon and polycrystalline silicon substrate | |
IL60561A (en) | Solar collector and method of making same | |
JPS5343684A (en) | Monocrystalline layer growth | |
GB2015634B (en) | Method and a device to secure a sealing layer to a support | |
GB2137810B (en) | A solar cell of amorphous silicon | |
JPS5731182A (en) | Method of producing layer containing silicon and photoelectric converting device thereby | |
YU6083A (en) | Growth method of a monocrystalline silicon on a masking layer | |
JPS54159171A (en) | Method of forming epitaxial silicon layer | |
GB2119568B (en) | Method of forming a protective layer in a semiconductor structure | |
JPS5624982A (en) | Method of manufacturing silicon containing layer and solar battery associated with layer produced thereby | |
JPS5785271A (en) | Photovoltaic device and method of producing same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |