DE2752299A1 - Datenverarbeitungsanlage - Google Patents

Datenverarbeitungsanlage

Info

Publication number
DE2752299A1
DE2752299A1 DE19772752299 DE2752299A DE2752299A1 DE 2752299 A1 DE2752299 A1 DE 2752299A1 DE 19772752299 DE19772752299 DE 19772752299 DE 2752299 A DE2752299 A DE 2752299A DE 2752299 A1 DE2752299 A1 DE 2752299A1
Authority
DE
Germany
Prior art keywords
binary
signals
register
bits
main memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
DE19772752299
Other languages
German (de)
English (en)
Inventor
Arun K Pandeya
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
EMC Corp
Original Assignee
Data General Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Data General Corp filed Critical Data General Corp
Publication of DE2752299A1 publication Critical patent/DE2752299A1/de
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8015—One dimensional arrays, e.g. rings, linear arrays, buses

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Multi Processors (AREA)
  • Microcomputers (AREA)
  • Logic Circuits (AREA)
  • Complex Calculations (AREA)
DE19772752299 1976-11-29 1977-11-23 Datenverarbeitungsanlage Withdrawn DE2752299A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/745,910 US4071890A (en) 1976-11-29 1976-11-29 CPU-Synchronous parallel data processor apparatus

Publications (1)

Publication Number Publication Date
DE2752299A1 true DE2752299A1 (de) 1978-06-01

Family

ID=24998751

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19772752299 Withdrawn DE2752299A1 (de) 1976-11-29 1977-11-23 Datenverarbeitungsanlage

Country Status (5)

Country Link
US (1) US4071890A (enExample)
JP (1) JPS5373932A (enExample)
CA (1) CA1074453A (enExample)
DE (1) DE2752299A1 (enExample)
GB (1) GB1585285A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0006472A1 (en) * 1978-06-30 1980-01-09 International Business Machines Corporation Microcontroller for controlling bidirectional transfer of data between a central control unit and a plurality of external units

Families Citing this family (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4247893A (en) * 1977-01-03 1981-01-27 Motorola, Inc. Memory interface device with processing capability
US4199811A (en) * 1977-09-02 1980-04-22 Sperry Corporation Microprogrammable computer utilizing concurrently operating processors
US4149243A (en) * 1977-10-20 1979-04-10 International Business Machines Corporation Distributed control architecture with post and wait logic
US4272829A (en) * 1977-12-29 1981-06-09 Ncr Corporation Reconfigurable register and logic circuitry device for selective connection to external buses
DE2951405A1 (en) * 1978-04-21 1981-01-15 Ncr Co A computer system having enhancement circuitry for memory accessing
US4241420A (en) * 1978-11-01 1980-12-23 Bank Computer Network Corporation Disk data control
US4325120A (en) * 1978-12-21 1982-04-13 Intel Corporation Data processing system
US4310879A (en) * 1979-03-08 1982-01-12 Pandeya Arun K Parallel processor having central processor memory extension
US4442484A (en) * 1980-10-14 1984-04-10 Intel Corporation Microprocessor memory management and protection mechanism
US4574348A (en) * 1983-06-01 1986-03-04 The Boeing Company High speed digital signal processor architecture
US4761755A (en) * 1984-07-11 1988-08-02 Prime Computer, Inc. Data processing system and method having an improved arithmetic unit
US4791550A (en) * 1985-02-13 1988-12-13 Rational Higher order language-directed computer
AU4770285A (en) * 1985-02-13 1986-09-10 Rational Higher order language-directed computer
US4901224A (en) * 1985-02-25 1990-02-13 Ewert Alfred P Parallel digital processor
US5247689A (en) * 1985-02-25 1993-09-21 Ewert Alfred P Parallel digital processor including lateral transfer buses with interrupt switches to form bus interconnection segments
US4736317A (en) * 1985-07-17 1988-04-05 Syracuse University Microprogram-coupled multiple-microprocessor module with 32-bit byte width formed of 8-bit byte width microprocessors
JPS6345670A (ja) * 1986-08-13 1988-02-26 Hitachi Ltd プロセツサ間同期装置
DE3688139T2 (de) * 1986-12-30 1993-10-07 Ibm Gedoppelte Schaltungsanordnung zur schnellen Übertragung und Reparierbarkeit.
US5001624A (en) * 1987-02-13 1991-03-19 Harrell Hoffman Processor controlled DMA controller for transferring instruction and data from memory to coprocessor
US5187799A (en) * 1988-05-17 1993-02-16 Calif. Institute Of Technology Arithmetic-stack processor which precalculates external stack address before needed by CPU for building high level language executing computers
EP0377970B1 (en) * 1989-01-13 1995-08-16 International Business Machines Corporation I/O caching
US5287482A (en) * 1989-01-13 1994-02-15 International Business Machines Corporation Input/output cache
US5161219A (en) * 1989-01-13 1992-11-03 International Business Machines Corporation Computer system with input/output cache
CA2137488C (en) * 1994-02-18 1998-09-29 Richard I. Baum Coexecuting method and means for performing parallel processing in conventional types of data processing systems
CA2607004C (en) 2005-05-05 2016-01-26 Sensient Flavors Inc. Production of beta-glucans and mannans

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3593299A (en) * 1967-07-14 1971-07-13 Ibm Input-output control system for data processing apparatus
US3713107A (en) * 1972-04-03 1973-01-23 Ncr Firmware sort processor system
US3902162A (en) * 1972-11-24 1975-08-26 Honeywell Inf Systems Data communication system incorporating programmable front end processor having multiple peripheral units
US3988717A (en) * 1975-08-06 1976-10-26 Litton Systems, Inc. General purpose computer or logic chip and system

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
DE-Z.: Elektronik, 1969, H. 7, S. 217-220 *
IEEE Transactions on Computers, Febr. 1973, S. 149-153 *

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0006472A1 (en) * 1978-06-30 1980-01-09 International Business Machines Corporation Microcontroller for controlling bidirectional transfer of data between a central control unit and a plurality of external units

Also Published As

Publication number Publication date
US4071890A (en) 1978-01-31
JPS5716369B2 (enExample) 1982-04-05
GB1585285A (en) 1981-02-25
JPS5373932A (en) 1978-06-30
CA1074453A (en) 1980-03-25

Similar Documents

Publication Publication Date Title
DE2752299A1 (de) Datenverarbeitungsanlage
DE2752298C2 (enExample)
DE2846117C2 (de) Datenprozessor
DE2724125C2 (enExample)
DE3049437C2 (de) Matrixanordnung einer Vielzahl von Verarbeitungselementen
DE2755273C2 (enExample)
DE2515696C2 (de) Datenverarbeitungssystem
DE2813128C2 (de) Steuereinrichtung für Mikroprogrammspeicher
DE2542751C2 (de) Datenverarbeitungsanlage
DE2524046C2 (de) Elektronische Datenverarbeitungsanlage
DE2912287C3 (de) Datenverarbeitungsanlage
DE2746505C2 (enExample)
DE2758830A1 (de) Rechenvorrichtung
DE2854782C2 (de) Datenverarbeitungssystem und Verfahren zum Ersetzen eines Datenblocks in einem Schnellspeicher
DE3855524T2 (de) Arithmetik-Parallelverarbeitungseinheit und zugehöriger Kompilator
DE69327504T2 (de) Datenprozessor mit Operationseinheiten, die gemeinsam Gruppen von Registerspeichern benutzen
DE3587446T2 (de) Signalverarbeitungsprozessor und hierarchische Multiverarbeitungstruktur mit mindestens einem solchen Prozessor.
DE69032511T2 (de) Multiprozessor-Steuereinrichtung mit gemeinsamem Steuerungsspeicher
DE3486073T2 (de) Vektorverarbeitungsgeraet.
DE2830334A1 (de) Multipliziereinrichtung
DE2349253C3 (de) Rechnersystem
CH632349A5 (de) Einrichtung zur mikrobefehlssteuerung.
DE2500201C2 (de) Programmgesteuerte Anordnung zur Durchführung von Operationen an den Zeichen einer Zeichenfolge
DE3236524A1 (de) Byteweise adressierbare speicheranordnung fuer befehle und daten mit variabler laenge
EP0598112A1 (de) Verfahren und anordnung zum bilden der summe einer kette von produkten

Legal Events

Date Code Title Description
OGA New person/name/address of the applicant
8110 Request for examination paragraph 44
8125 Change of the main classification

Ipc: G06F 9/30

8139 Disposal/non-payment of the annual fee