DE2612054A1 - Verfahren zur adressentwicklung und prozessor zur durchfuehrung des verfahrens - Google Patents

Verfahren zur adressentwicklung und prozessor zur durchfuehrung des verfahrens

Info

Publication number
DE2612054A1
DE2612054A1 DE19762612054 DE2612054A DE2612054A1 DE 2612054 A1 DE2612054 A1 DE 2612054A1 DE 19762612054 DE19762612054 DE 19762612054 DE 2612054 A DE2612054 A DE 2612054A DE 2612054 A1 DE2612054 A1 DE 2612054A1
Authority
DE
Germany
Prior art keywords
address
register
memory
bits
page
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
DE19762612054
Other languages
German (de)
English (en)
Inventor
Garvin Wesley Patterson
Marion G Porter
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Italia SpA
Original Assignee
Honeywell Information Systems Italia SpA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Information Systems Italia SpA filed Critical Honeywell Information Systems Italia SpA
Publication of DE2612054A1 publication Critical patent/DE2612054A1/de
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/0292—User address space allocation, e.g. contiguous or non contiguous base addressing using tables or multilevel address translation means

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
DE19762612054 1975-03-26 1976-03-22 Verfahren zur adressentwicklung und prozessor zur durchfuehrung des verfahrens Withdrawn DE2612054A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/562,330 US3976978A (en) 1975-03-26 1975-03-26 Method of generating addresses to a paged memory

Publications (1)

Publication Number Publication Date
DE2612054A1 true DE2612054A1 (de) 1976-10-14

Family

ID=24245840

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19762612054 Withdrawn DE2612054A1 (de) 1975-03-26 1976-03-22 Verfahren zur adressentwicklung und prozessor zur durchfuehrung des verfahrens

Country Status (8)

Country Link
US (1) US3976978A (enExample)
JP (1) JPS51120633A (enExample)
BE (1) BE840020A (enExample)
CA (1) CA1066813A (enExample)
DE (1) DE2612054A1 (enExample)
FR (1) FR2305793A1 (enExample)
GB (1) GB1547382A (enExample)
HK (1) HK37580A (enExample)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4092715A (en) * 1976-09-22 1978-05-30 Honeywell Information Systems Inc. Input-output unit having extended addressing capability
JPS5448449A (en) * 1977-09-26 1979-04-17 Hitachi Ltd Virtual addressing sustem
US4161026A (en) * 1977-11-22 1979-07-10 Honeywell Information Systems Inc. Hardware controlled transfers to microprogram control apparatus and return via microinstruction restart codes
US4218741A (en) * 1978-06-23 1980-08-19 International Business Machines Corporation Paging mechanism
US4170039A (en) * 1978-07-17 1979-10-02 International Business Machines Corporation Virtual address translation speed up technique
FR2445988A1 (fr) * 1979-01-02 1980-08-01 Honeywell Inf Systems Dispositif d'adressage perfectionne d'un systeme de traitement de donnees
JPS5734251A (en) * 1980-08-07 1982-02-24 Toshiba Corp Address conversion and generating system
US4410941A (en) * 1980-12-29 1983-10-18 Wang Laboratories, Inc. Computer having an indexed local ram to store previously translated virtual addresses
US4374417A (en) * 1981-02-05 1983-02-15 International Business Machines Corp. Method for using page addressing mechanism
US4455604A (en) * 1981-05-22 1984-06-19 Data General Corporation Digital data processing system having addressing means for translating operands into descriptors identifying data, plural multilevel microcode control means, and ability to execute a plurality of internal language dialects
US4428045A (en) 1981-09-11 1984-01-24 Data General Corporation Apparatus for specifying and resolving addresses of operands in a digital data processing system
US4550368A (en) * 1982-07-02 1985-10-29 Sun Microsystems, Inc. High-speed memory and memory management system
US4926316A (en) * 1982-09-29 1990-05-15 Apple Computer, Inc. Memory management unit with overlapping control for accessing main memory of a digital computer
US4538223A (en) * 1982-09-29 1985-08-27 Microdata Corporation Computer operand address computation
US4524415A (en) * 1982-12-07 1985-06-18 Motorola, Inc. Virtual machine data processor
US4779191A (en) * 1985-04-12 1988-10-18 Gigamos Systems, Inc. Method and apparatus for expanding the address space of computers
US4821171A (en) * 1985-05-07 1989-04-11 Prime Computer, Inc. System of selective purging of address translation in computer memories
US5317717A (en) * 1987-07-01 1994-05-31 Digital Equipment Corp. Apparatus and method for main memory unit protection using access and fault logic signals
JPH0289132A (ja) * 1988-09-26 1990-03-29 Nec Corp 論理アドレス生成方式
JP2778623B2 (ja) * 1995-07-21 1998-07-23 日本電気株式会社 プリフェッチ制御装置
US5813027A (en) * 1996-03-08 1998-09-22 Vlsi Technology, Inc. Method for storing and transferring wave table audio samples using a DSP cache, a link list structure, and compression
JP4226816B2 (ja) * 2001-09-28 2009-02-18 株式会社東芝 マイクロプロセッサ
US7299460B2 (en) * 2003-05-29 2007-11-20 Nec Corporation Method and computer program for converting an assembly language program for one processor to another
US7590819B2 (en) * 2005-05-09 2009-09-15 Lsi Logic Corporation Compact memory management unit

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BE822410A (fr) * 1973-11-21 1975-03-14 Ensemble de traitement de donnees assurant une traduction dynamique d'adresses

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3270324A (en) * 1963-01-07 1966-08-30 Ibm Means of address distribution
US3510847A (en) * 1967-09-25 1970-05-05 Burroughs Corp Address manipulation circuitry for a digital computer
NL6815506A (enExample) * 1968-10-31 1970-05-04
US3854126A (en) * 1972-10-10 1974-12-10 Digital Equipment Corp Circuit for converting virtual addresses into physical addresses
US3781808A (en) * 1972-10-17 1973-12-25 Ibm Virtual memory system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BE822410A (fr) * 1973-11-21 1975-03-14 Ensemble de traitement de donnees assurant une traduction dynamique d'adresses

Also Published As

Publication number Publication date
HK37580A (en) 1980-07-18
FR2305793B1 (enExample) 1980-11-07
CA1066813A (en) 1979-11-20
JPS5757783B2 (enExample) 1982-12-06
FR2305793A1 (fr) 1976-10-22
GB1547382A (en) 1979-06-20
BE840020A (fr) 1976-07-16
US3976978A (en) 1976-08-24
JPS51120633A (en) 1976-10-22

Similar Documents

Publication Publication Date Title
DE2612054A1 (de) Verfahren zur adressentwicklung und prozessor zur durchfuehrung des verfahrens
DE2612037A1 (de) Prozessor
DE68926385T2 (de) Methode und Hardware-Ausführung von komplexen Datentransferbefehlen
DE69032635T2 (de) Verfahren und Vorrichtung zur Erkennung von Betriebsmittelkonflikten in einer Pipeline-Verarbeitungseinheit
DE3587039T2 (de) Computer mit virtuellem maschinenmodus und mehrfachen schutzringen.
DE2612059A1 (de) Verfahren und vorrichtung zum befehlsabruf und zur befehlsausfuehrung in einem universalrechner
DE69233412T2 (de) Vorrichtung und Rechnerprogrammprodukt zur Ausführung von Verzweigungsbefehlen
DE2846495C2 (de) Zentraleinheit
DE3789345T2 (de) Erweiterte Gleitkommaoperationen zur Unterstützung der Emulation von Quellbefehlsausführungen.
DE69833008T2 (de) Prozessor mit instruktionskodierung mittels eines schablonenfeldes
DE68921775T2 (de) Prozessorssimulation.
DE3851746T2 (de) Sprungvorhersage.
DE69327637T2 (de) Superskalar-Computersystem
DE69131637T2 (de) Registerhaltige Datenbearbeitung in einem Prozessor mit reduziertem Befehlssatz
DE60131864T2 (de) Speichern von stapeloperanden in registern
DE60006270T2 (de) Parallele prozessorarchitektur
DE69033131T2 (de) Logikvorrichtung und Verfahren zur Verwaltung einer Befehlseinheit in einer Pipeline-Verarbeitungseinheit
DE2517276A1 (de) Datenverarbeitungssystem
DE68928519T2 (de) Verfahren und Vorrichtung zur Vorhersage der richtigen Durchführung der Übersetzungen von virtuellen in physikalische Adressen
DE69231611T2 (de) Verfahren zu grosser logischer Adressierung
DE2612034A1 (de) Ausfallsicherung in einem universalrechner
DE2902465A1 (de) Datenverarbeitungsanordnung
DE2714805A1 (de) Datenverarbeitungssystem
DE2411963A1 (de) Datenverarbeitungsanlage
DE2657848A1 (de) Steuereinheit fuer ein datenverarbeitungssystem

Legal Events

Date Code Title Description
8110 Request for examination paragraph 44
8125 Change of the main classification

Ipc: G06F 13/00

8130 Withdrawal