DE2357233C2 - Adressenumwandlungseinrichtung - Google Patents
AdressenumwandlungseinrichtungInfo
- Publication number
- DE2357233C2 DE2357233C2 DE2357233A DE2357233A DE2357233C2 DE 2357233 C2 DE2357233 C2 DE 2357233C2 DE 2357233 A DE2357233 A DE 2357233A DE 2357233 A DE2357233 A DE 2357233A DE 2357233 C2 DE2357233 C2 DE 2357233C2
- Authority
- DE
- Germany
- Prior art keywords
- error
- memory
- address
- circuit
- shift register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 43
- 239000011159 matrix material Substances 0.000 claims description 20
- 238000012937 correction Methods 0.000 claims description 15
- 238000006243 chemical reaction Methods 0.000 claims description 14
- 238000001514 detection method Methods 0.000 claims description 12
- 230000009466 transformation Effects 0.000 claims 1
- 230000002950 deficient Effects 0.000 description 7
- 238000000034 method Methods 0.000 description 5
- 230000008901 benefit Effects 0.000 description 3
- 238000004458 analytical method Methods 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000014509 gene expression Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000008707 rearrangement Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 239000002904 solvent Substances 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/88—Masking faults in memories by using spares or by reconfiguring with partially good memories
Landscapes
- Detection And Correction Of Errors (AREA)
- Error Detection And Correction (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US00316163A US3812336A (en) | 1972-12-18 | 1972-12-18 | Dynamic address translation scheme using orthogonal squares |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| DE2357233A1 DE2357233A1 (de) | 1974-06-20 |
| DE2357233C2 true DE2357233C2 (de) | 1983-02-24 |
Family
ID=23227784
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE2357233A Expired DE2357233C2 (de) | 1972-12-18 | 1973-11-16 | Adressenumwandlungseinrichtung |
Country Status (7)
Families Citing this family (32)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2316693A1 (fr) * | 1975-07-01 | 1977-01-28 | Cit Alcatel | Memoire numerique d'image |
| US4943967A (en) * | 1982-02-15 | 1990-07-24 | Hitachi, Ltd. | Semiconductor memory with an improved dummy cell arrangement and with a built-in error correction code circuit |
| US5177743A (en) * | 1982-02-15 | 1993-01-05 | Hitachi, Ltd. | Semiconductor memory |
| JPS58139399A (ja) | 1982-02-15 | 1983-08-18 | Hitachi Ltd | 半導体記憶装置 |
| US4461001A (en) * | 1982-03-29 | 1984-07-17 | International Business Machines Corporation | Deterministic permutation algorithm |
| US4489403A (en) * | 1982-05-24 | 1984-12-18 | International Business Machines Corporation | Fault alignment control system and circuits |
| US4485471A (en) * | 1982-06-01 | 1984-11-27 | International Business Machines Corporation | Method of memory reconfiguration for fault tolerant memory |
| US4488298A (en) * | 1982-06-16 | 1984-12-11 | International Business Machines Corporation | Multi-bit error scattering arrangement to provide fault tolerant semiconductor static memories |
| US4483001A (en) * | 1982-06-16 | 1984-11-13 | International Business Machines Corporation | Online realignment of memory faults |
| US4479214A (en) * | 1982-06-16 | 1984-10-23 | International Business Machines Corporation | System for updating error map of fault tolerant memory |
| US4453248A (en) * | 1982-06-16 | 1984-06-05 | International Business Machines Corporation | Fault alignment exclusion method to prevent realignment of previously paired memory defects |
| US4506364A (en) * | 1982-09-30 | 1985-03-19 | International Business Machines Corporation | Memory address permutation apparatus |
| US4520453A (en) * | 1982-11-01 | 1985-05-28 | Ampex Corporation | Address transformation system having an address shuffler |
| US4534029A (en) * | 1983-03-24 | 1985-08-06 | International Business Machines Corporation | Fault alignment control system and circuits |
| US4584682A (en) * | 1983-09-02 | 1986-04-22 | International Business Machines Corporation | Reconfigurable memory using both address permutation and spare memory elements |
| US4653050A (en) * | 1984-12-03 | 1987-03-24 | Trw Inc. | Fault-tolerant memory system |
| JPH071640B2 (ja) * | 1987-06-03 | 1995-01-11 | 三菱電機株式会社 | 半導体記憶装置の欠陥救済装置 |
| DE3726570A1 (de) * | 1987-08-10 | 1989-02-23 | Siemens Ag | Verfahren und schaltungsanordnung fuer halbleiterbausteine mit in hochintegrierter schaltkreistechnik zusammengefassten logischen verknuepfungsschaltungen |
| USH1176H (en) | 1989-08-30 | 1993-04-06 | Cray Research, Inc. | Bit dispersement method for enhanced SEC-DED error detection and correction in multi-bit memory devices |
| US5265098A (en) * | 1990-08-03 | 1993-11-23 | International Business Machines Corporation | Method and means for managing DASD array accesses when operating in degraded mode |
| US5485588A (en) * | 1992-12-18 | 1996-01-16 | International Business Machines Corporation | Memory array based data reorganizer |
| TW312763B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * | 1995-04-05 | 1997-08-11 | Siemens Ag | |
| US5873126A (en) * | 1995-06-12 | 1999-02-16 | International Business Machines Corporation | Memory array based data reorganizer |
| US5867612A (en) * | 1996-03-27 | 1999-02-02 | Xerox Corporation | Method and apparatus for the fast scaling of an image |
| US5889893A (en) * | 1996-03-27 | 1999-03-30 | Xerox Corporation | Method and apparatus for the fast rotation of an image |
| US9390773B2 (en) * | 2011-06-28 | 2016-07-12 | Hewlett Packard Enterprise Development Lp | Shiftable memory |
| US9576619B2 (en) | 2011-10-27 | 2017-02-21 | Hewlett Packard Enterprise Development Lp | Shiftable memory supporting atomic operation |
| WO2013062562A1 (en) | 2011-10-27 | 2013-05-02 | Hewlett-Packard Development Company, L.P. | Shiftable memory supporting in-memory data structures |
| WO2013062595A1 (en) | 2011-10-28 | 2013-05-02 | Hewlett-Packard Development Company, L.P. | Metal-insulator phase transition flip-flop |
| WO2013115779A1 (en) | 2012-01-30 | 2013-08-08 | Hewlett-Packard Development Company, L.P. | Word shift static random access memory (ws-sram) |
| WO2013130108A1 (en) | 2012-03-02 | 2013-09-06 | Hewlett-Packard Development Company , L. P. | Shiftable memory supporting bimodal storage |
| WO2013130109A1 (en) | 2012-03-02 | 2013-09-06 | Hewlett-Packard Development Company L.P. | Shiftable memory defragmentation |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3644902A (en) * | 1970-05-18 | 1972-02-22 | Ibm | Memory with reconfiguration to avoid uncorrectable errors |
-
1972
- 1972-12-18 US US00316163A patent/US3812336A/en not_active Expired - Lifetime
-
1973
- 1973-10-05 GB GB4655573A patent/GB1400650A/en not_active Expired
- 1973-10-23 FR FR7338727A patent/FR2210793B1/fr not_active Expired
- 1973-10-30 CA CA184,628A patent/CA1002663A/en not_active Expired
- 1973-11-06 JP JP48124103A patent/JPS5230336B2/ja not_active Expired
- 1973-11-14 IT IT31282/73A patent/IT999371B/it active
- 1973-11-16 DE DE2357233A patent/DE2357233C2/de not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| CA1002663A (en) | 1976-12-28 |
| FR2210793A1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1974-07-12 |
| IT999371B (it) | 1976-02-20 |
| JPS4991131A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1974-08-30 |
| JPS5230336B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1977-08-08 |
| GB1400650A (en) | 1975-07-23 |
| FR2210793B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1976-06-18 |
| US3812336A (en) | 1974-05-21 |
| DE2357233A1 (de) | 1974-06-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE2357233C2 (de) | Adressenumwandlungseinrichtung | |
| DE2030760C2 (de) | Paritätsprüfschaltung für eine Speicherschaltung | |
| DE2260850C2 (de) | Schaltungsanordnung zur Erkennung von Einzel- und Mehrfachfehlern und zur korrektur von Einzel- und bestimmten Mehrfachfehlern | |
| DE2328869C2 (de) | Verfahren und Schaltungsanordnung zum Betreiben eines digitalen Speichersystems | |
| DE2256135C3 (de) | Verfahren zum Prüfen von monolithisch integrierten Halbleiterschaltungen | |
| DE3329022C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| DE2456709C2 (de) | Schaltungsanordnung zur Fehlererkennung und -korrektur | |
| DE2132565B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| DE2442191A1 (de) | Verfahren und anordnung zur fehlerortsbestimmung in einem arbeitsspeicher | |
| DE3128729A1 (de) | Halbleiter-speichersystem | |
| DE1284996B (de) | Leseschaltung fuer einen Speicher | |
| DE1906940A1 (de) | Speicher mit Redundanz | |
| DE2549392C3 (de) | Verfahren zur Erhöhung der Zuverlässigkeit von integrierten Speicherbausteinen und zur Verbesserung der Ausbeute von nach außen hin fehlerfrei erscheinenden Speicherbausteinen bei ihrer Herstellung | |
| EP1222545B1 (de) | Verfahren und schaltungsanordnung zum speichern von datenworten in einem ram modul | |
| DE1234054B (de) | Byte-Umsetzer | |
| DE2454745A1 (de) | Binaerzaehler mit fehlererkennung und korrektur voruebergehender fehler | |
| DE2826454A1 (de) | Faksimilesignal-codiersystem | |
| DE3319710A1 (de) | Speichersteueranordnung, insbesondere fuer ein fehlertolerantes fernsprech-vermittlungssystem | |
| DE2004934B2 (de) | Speicheranordnung mit schaltungen zur fehlererkennung und fehlerkorrektur | |
| EP0453609B1 (de) | Verfahren zum Testen einer kleinsten adressierbaren Einheit eines RAM's auf über einer bestimmten Zahl liegende Bitfehler | |
| DE3528902C2 (de) | Durch einen EDC-Code gesichertes Speichersystem | |
| DE2742881C2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
| DE1211687B (de) | System zur linearen systematischen Kodierung | |
| EP0029216B1 (de) | Datenübertragungseinrichtung mit Pufferspeicher und Einrichtungen zur Sicherung der Daten | |
| CH671123A5 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| OD | Request for examination | ||
| D2 | Grant after examination | ||
| 8364 | No opposition during term of opposition | ||
| 8339 | Ceased/non-payment of the annual fee |