DE2331441A1 - Logische grundschaltung - Google Patents
Logische grundschaltungInfo
- Publication number
- DE2331441A1 DE2331441A1 DE2331441A DE2331441A DE2331441A1 DE 2331441 A1 DE2331441 A1 DE 2331441A1 DE 2331441 A DE2331441 A DE 2331441A DE 2331441 A DE2331441 A DE 2331441A DE 2331441 A1 DE2331441 A1 DE 2331441A1
- Authority
- DE
- Germany
- Prior art keywords
- transistor
- circuit
- basic
- impedance
- base
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000012546 transfer Methods 0.000 claims description 6
- 230000005669 field effect Effects 0.000 claims description 4
- 230000007423 decrease Effects 0.000 description 12
- 238000010586 diagram Methods 0.000 description 8
- 230000000694 effects Effects 0.000 description 6
- 239000004065 semiconductor Substances 0.000 description 6
- 230000010354 integration Effects 0.000 description 5
- 229920006395 saturated elastomer Polymers 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 230000008859 change Effects 0.000 description 3
- 229910018565 CuAl Inorganic materials 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 230000018109 developmental process Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 241001233037 catfish Species 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000002787 reinforcement Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/01—Modifications for accelerating switching
- H03K19/013—Modifications for accelerating switching in bipolar transistor circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/018—Coupling arrangements; Interface arrangements using bipolar transistors only
- H03K19/01806—Interface arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
- Electronic Switches (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US26684772A | 1972-06-27 | 1972-06-27 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| DE2331441A1 true DE2331441A1 (de) | 1974-01-17 |
Family
ID=23016227
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| DE2331441A Pending DE2331441A1 (de) | 1972-06-27 | 1973-06-20 | Logische grundschaltung |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US3769524A (enExample) |
| JP (1) | JPS5218088B2 (enExample) |
| CA (1) | CA997430A (enExample) |
| DE (1) | DE2331441A1 (enExample) |
| FR (1) | FR2191364B1 (enExample) |
| GB (1) | GB1429847A (enExample) |
| IT (1) | IT983947B (enExample) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3970866A (en) * | 1974-08-13 | 1976-07-20 | Honeywell Inc. | Logic gate circuits |
| US3962590A (en) * | 1974-08-14 | 1976-06-08 | Bell Telephone Laboratories, Incorporated | TTL compatible logic gate circuit |
| US4112314A (en) * | 1977-08-26 | 1978-09-05 | International Business Machines Corporation | Logical current switch |
| US4129790A (en) * | 1977-12-21 | 1978-12-12 | International Business Machines Corporation | High density integrated logic circuit |
| JPS5639632A (en) * | 1979-09-07 | 1981-04-15 | Fujitsu Ltd | Multiple input logic circuit |
| JPS56131233A (en) * | 1980-03-18 | 1981-10-14 | Hitachi Ltd | Logic circuit |
| US4529894A (en) * | 1981-06-15 | 1985-07-16 | Ibm Corporation | Means for enhancing logic circuit performance |
| US4677312A (en) * | 1986-04-25 | 1987-06-30 | International Business Machines Corporation | High voltage swing open collector driver |
| CA1296395C (en) * | 1988-05-23 | 1992-02-25 | Gene Joseph Gaudenzi | Current source technology |
| US6008687A (en) * | 1988-08-29 | 1999-12-28 | Hitachi, Ltd. | Switching circuit and display device using the same |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE1081049B (de) * | 1957-11-14 | 1960-05-05 | Westinghouse Electric Corp | Sperrgatter bzw. logisches íÀUnd-NichtíÂ-Element unter Verwendung von Transistoren |
| US2997577A (en) * | 1960-01-04 | 1961-08-22 | Bell Telephone Labor Inc | Synchronous carrier production |
| US3200343A (en) * | 1961-12-29 | 1965-08-10 | Leeds & Northrup Co | D.c. amplifier having fast recovery characteristics |
| US3287577A (en) * | 1964-08-20 | 1966-11-22 | Westinghouse Electric Corp | Low dissipation logic gates |
| US3450896A (en) * | 1964-11-21 | 1969-06-17 | Hitachi Ltd | Transistor switching circuit having compensating circuit |
| US3463975A (en) * | 1964-12-31 | 1969-08-26 | Texas Instruments Inc | Unitary semiconductor high speed switching device utilizing a barrier diode |
| US3406296A (en) * | 1965-04-27 | 1968-10-15 | Bell Telephone Labor Inc | Direct coupled transistor logic circuit including individual base biasing networks |
| GB1121402A (en) * | 1966-06-06 | 1968-07-24 | M E L Equipment Co Ltd | Improvements relating to logic circuit arrangements |
| US3528017A (en) * | 1968-04-09 | 1970-09-08 | Us Navy | Plural-input,dropout-insensitive skewmeasuring circuit for magnetic recording tape |
| US3591855A (en) * | 1969-04-17 | 1971-07-06 | Rca Corp | Complementary field-effect transistor buffer circuit |
| US3654490A (en) * | 1970-06-17 | 1972-04-04 | Signetics Corp | Gate circuit with ttl input and complimentary outputs |
| US3699362A (en) * | 1971-05-27 | 1972-10-17 | Ibm | Transistor logic circuit |
-
1972
- 1972-06-27 US US00266847A patent/US3769524A/en not_active Expired - Lifetime
-
1973
- 1973-04-17 IT IT23101/73A patent/IT983947B/it active
- 1973-05-10 JP JP48051212A patent/JPS5218088B2/ja not_active Expired
- 1973-05-28 CA CA172,482A patent/CA997430A/en not_active Expired
- 1973-06-06 FR FR7321775A patent/FR2191364B1/fr not_active Expired
- 1973-06-08 GB GB2731073A patent/GB1429847A/en not_active Expired
- 1973-06-20 DE DE2331441A patent/DE2331441A1/de active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| IT983947B (it) | 1974-11-11 |
| JPS5218088B2 (enExample) | 1977-05-19 |
| JPS4952566A (enExample) | 1974-05-22 |
| FR2191364A1 (enExample) | 1974-02-01 |
| FR2191364B1 (enExample) | 1975-08-22 |
| US3769524A (en) | 1973-10-30 |
| GB1429847A (en) | 1976-03-31 |
| CA997430A (en) | 1976-09-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE1295647B (de) | Logische Schaltung mit einem mehrere Eingaenge aufweisenden Dioden-Eingangsgatter | |
| DE2900539C3 (de) | Logische Schaltung | |
| DE2430126A1 (de) | Hybride transistorschaltung | |
| DE2207233C3 (de) | Elektronischer Signalverstärker | |
| DE3937501A1 (de) | Verfahren und vorrichtung zur erzeugung einer vorspannung | |
| DE3322293A1 (de) | Verriegelungsschaltung (latchschaltung) | |
| DE2331441A1 (de) | Logische grundschaltung | |
| DE1537972C3 (de) | Schaltanordnung zur Verbesserung der An- und Abschalteigenschaften eines Schalttransistors einer binären Schaltung | |
| DE3587924T2 (de) | Schaltung zur Beschleunigung des Hoch-Tief-Überganges für TTL-Gatter. | |
| DE68923334T2 (de) | Stromschalterlogikschaltung mit gesteuerten Ausgangssignalpegeln. | |
| DE69018053T2 (de) | CMOS-Treiberschaltung mit hoher Schaltgeschwindigkeit. | |
| DE1814213C3 (de) | J-K-Master-Slave-Flipflop | |
| DE3878276T2 (de) | Tri-state-ausgangsschaltung. | |
| DE1906757A1 (de) | Schaltung zur Realisierung des sogenannten exklusiven ODER | |
| DE69008893T2 (de) | TTL-kompatible Ausgangsschaltung mit hoher Schaltgeschwindigkeit. | |
| DE1901808A1 (de) | Schaltungsanordnung zur Durchfuehrung logischer Funktionen | |
| EP1099308B1 (de) | Treiberschaltung | |
| EP0048490B1 (de) | Schaltungsanordnung zum Umsetzen eines binären Eingangssignals in ein Telegrafiersignal | |
| DE2525690B2 (de) | Logische DOT-Verknüpfungsschaltung in Komplementär-Feldeffekttransistor-Technik | |
| DE2405916A1 (de) | Bistabile multivibratorschaltung | |
| DE3145771C2 (enExample) | ||
| DE2416296A1 (de) | Transistor-transistor-logik | |
| DE1774831A1 (de) | Schaltung zur alternativen Verwendung als Absolutverstaerker oder Multiplizierer | |
| DE3335133C2 (enExample) | ||
| DE3836836A1 (de) | Umsetzschaltung |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| OD | Request for examination | ||
| OHN | Withdrawal |