DE1965441A1 - Verfahren zum Aufbringen von Gold auf eine kupferkaschierte Polyaethylenterephthalat-Platte - Google Patents

Verfahren zum Aufbringen von Gold auf eine kupferkaschierte Polyaethylenterephthalat-Platte

Info

Publication number
DE1965441A1
DE1965441A1 DE19691965441 DE1965441A DE1965441A1 DE 1965441 A1 DE1965441 A1 DE 1965441A1 DE 19691965441 DE19691965441 DE 19691965441 DE 1965441 A DE1965441 A DE 1965441A DE 1965441 A1 DE1965441 A1 DE 1965441A1
Authority
DE
Germany
Prior art keywords
copper
gold
polyethylene terephthalate
layer
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
DE19691965441
Other languages
German (de)
English (en)
Inventor
Preiss Donald Merle
Raul Travieso
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE1965441A1 publication Critical patent/DE1965441A1/de
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/24Reinforcing the conductive pattern
    • H05K3/244Finish plating of conductors, especially of copper conductors, e.g. for pads or lands
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B32LAYERED PRODUCTS
    • B32BLAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT OR NON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
    • B32B15/00Layered products comprising a layer of metal
    • B32B15/04Layered products comprising a layer of metal comprising metal as the main or only constituent of a layer, which is next to another layer of the same or of a different material
    • B32B15/08Layered products comprising a layer of metal comprising metal as the main or only constituent of a layer, which is next to another layer of the same or of a different material of synthetic resin
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/38Improvement of the adhesion between the insulating substrate and the metal
    • H05K3/386Improvement of the adhesion between the insulating substrate and the metal by the use of an organic polymeric bonding layer, e.g. adhesive
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01Dielectrics
    • H05K2201/0137Materials
    • H05K2201/0145Polyester, e.g. polyethylene terephthalate [PET], polyethylene naphthalate [PEN]
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03Conductive materials
    • H05K2201/0332Structure of the conductor
    • H05K2201/0335Layered conductors or foils
    • H05K2201/0355Metal foils
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/02Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Electroplating Methods And Accessories (AREA)
  • Electroplating And Plating Baths Therefor (AREA)
DE19691965441 1968-12-31 1969-12-30 Verfahren zum Aufbringen von Gold auf eine kupferkaschierte Polyaethylenterephthalat-Platte Pending DE1965441A1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US78903268A 1968-12-31 1968-12-31

Publications (1)

Publication Number Publication Date
DE1965441A1 true DE1965441A1 (de) 1970-07-16

Family

ID=25146365

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19691965441 Pending DE1965441A1 (de) 1968-12-31 1969-12-30 Verfahren zum Aufbringen von Gold auf eine kupferkaschierte Polyaethylenterephthalat-Platte

Country Status (3)

Country Link
JP (1) JPS4920704B1 (enrdf_load_stackoverflow)
DE (1) DE1965441A1 (enrdf_load_stackoverflow)
GB (1) GB1233169A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50139307A (enrdf_load_stackoverflow) * 1974-04-24 1975-11-07

Also Published As

Publication number Publication date
JPS4920704B1 (enrdf_load_stackoverflow) 1974-05-27
GB1233169A (enrdf_load_stackoverflow) 1971-05-26

Similar Documents

Publication Publication Date Title
DE4447897B4 (de) Verfahren zur Herstellung von Leiterplatten
DE1057672B (de) Verfahren zur Herstellung eingelegter Stromkreise
EP0469635A1 (de) Verfahren zur Herstellung von Leiterplatten
DE3113855A1 (de) Verfahren zur herstellung von leiterplatten
DE2739494A1 (de) Verfahren zum herstellen von elektrischen leiterplatten und basismaterial fuer solche
DE69921515T2 (de) Verfahren zur Erzeugung von Leiterbahnen auf einer gedruckten Schaltung
DE2541282A1 (de) Verfahren zur herstellung von durchgangsloechern in einem laminat
DE3047287A1 (de) Verfahren zur herstellung einer gedruckten schaltung
DE1960723A1 (de) Siebdruckschablonen und Verfahren zu ihrer Herstellung
DE1965441A1 (de) Verfahren zum Aufbringen von Gold auf eine kupferkaschierte Polyaethylenterephthalat-Platte
DE2838982B2 (de) Verfahren zum Herstellen von Mehrebenen-Leiterplatten
DE2515875A1 (de) Gedruckte schaltung und verfahren zu ihrer herstellung
DE1665277A1 (de) Verfahren zur Herstellung flaechenhafter Verdrahtungen mit metallisierten Loechern
DE1665771C2 (de) Verfahren zur Herstellung gedruckter Schaltungsplatten
DE2014104C3 (de) Verfahren zur Herstellung von gedruckten Leiterplatten
DE2515706A1 (de) Verfahren zur herstellung von durchkontaktierten gedruckten schaltungen
EP0370133A1 (de) Verfahren zur Herstellung von Leiterplatten
DE1615853A1 (de) Verfahren zum Herstellen von gedruckten Schaltungen
CH681758A5 (en) Plastics foil micro-sieve
DE2161829A1 (de) Verfahren zur Herstellung einer gedruckten Schaltungsplatte
DE1640591A1 (de) Herstellungsverfahren fuer Leitungsmuster auf plattenfoermige oder kartenfoermige Grundlagen
DE2247977B2 (de) Verfahren zur Herstellung doppelseitiger durchkontaktierter gedruckter Schaltungsplatten
DE2655997A1 (de) Verfahren zur herstellung von schaltkarten mit gedruckten leiterzuegen
DE4017863C1 (enrdf_load_stackoverflow)
DE1954998C (de) Mit einem Metallkern versehene gedruckte Schaltungsplatte