DE10085322T1 - Verfahren und Einrichtung zum Durchführen einer Ein-Zyklus-Addition oder -subtraktion und eines Vergleichs bei einer arithmetik redundanter Form - Google Patents

Verfahren und Einrichtung zum Durchführen einer Ein-Zyklus-Addition oder -subtraktion und eines Vergleichs bei einer arithmetik redundanter Form

Info

Publication number
DE10085322T1
DE10085322T1 DE10085322T DE10085322T DE10085322T1 DE 10085322 T1 DE10085322 T1 DE 10085322T1 DE 10085322 T DE10085322 T DE 10085322T DE 10085322 T DE10085322 T DE 10085322T DE 10085322 T1 DE10085322 T1 DE 10085322T1
Authority
DE
Germany
Prior art keywords
subtraction
arithmetic
comparison
redundant form
cycle addition
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
DE10085322T
Other languages
English (en)
Other versions
DE10085322B4 (de
Inventor
Ed Grochowski
Vinod Sharma
Bharat Bhushan
John Crawford
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of DE10085322T1 publication Critical patent/DE10085322T1/de
Application granted granted Critical
Publication of DE10085322B4 publication Critical patent/DE10085322B4/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/509—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators
    • G06F7/5095—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators word-serial, i.e. with an accumulator-register
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/02—Comparing digital values
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/4824—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices using signed-digit representation

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Complex Calculations (AREA)
  • Hardware Redundancy (AREA)
DE10085322T 1999-12-23 2000-11-13 Schaltungsanordnung, Verfahren und Datenverarbeitungs-Einrichtung zum Durchführen einer Ein-Zyklus-Addition oder -Subtraktion und eines Vergleichs bei einer Arithmetik redundanter Form Expired - Fee Related DE10085322B4 (de)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US17186399P 1999-12-23 1999-12-23
US60/171,863 1999-12-23
PCT/US2000/042165 WO2001046795A2 (en) 1999-12-23 2000-11-13 Method and apparatus for performing single-cycle addition or subtraction and comparison in redundant form arithmetic

Publications (2)

Publication Number Publication Date
DE10085322T1 true DE10085322T1 (de) 2002-12-05
DE10085322B4 DE10085322B4 (de) 2006-10-26

Family

ID=22625441

Family Applications (1)

Application Number Title Priority Date Filing Date
DE10085322T Expired - Fee Related DE10085322B4 (de) 1999-12-23 2000-11-13 Schaltungsanordnung, Verfahren und Datenverarbeitungs-Einrichtung zum Durchführen einer Ein-Zyklus-Addition oder -Subtraktion und eines Vergleichs bei einer Arithmetik redundanter Form

Country Status (6)

Country Link
US (2) US6763368B2 (de)
AU (1) AU3082701A (de)
DE (1) DE10085322B4 (de)
GB (1) GB2374445B (de)
HK (1) HK1046756B (de)
WO (1) WO2001046795A2 (de)

Families Citing this family (57)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6938126B2 (en) * 2002-04-12 2005-08-30 Intel Corporation Cache-line reuse-buffer
WO2004092946A1 (fr) * 2003-04-17 2004-10-28 Zhizhong Li Procede et processeur d'ingenierie numerique a ligne mixte de qn-aire et de report
WO2006047952A2 (fr) 2004-11-08 2006-05-11 Zhizhong Li Schema technique informatique d'echelle mixte et procede de conception numerique de ligne de transport
US8856201B1 (en) 2004-11-10 2014-10-07 Altera Corporation Mixed-mode multiplier using hard and soft logic circuitry
US7653677B1 (en) * 2005-01-26 2010-01-26 Xilinx, Inc. Digital logic circuit for adding three binary words and method of implementing same
FR2890763B1 (fr) * 2005-09-12 2007-11-09 R L Daniel Torno Sarl Sa Additionneur n bits et procede d'addition correspondant
US8620980B1 (en) 2005-09-27 2013-12-31 Altera Corporation Programmable device with specialized multiplier blocks
US8266198B2 (en) 2006-02-09 2012-09-11 Altera Corporation Specialized processing block for programmable logic device
US8266199B2 (en) 2006-02-09 2012-09-11 Altera Corporation Specialized processing block for programmable logic device
US8041759B1 (en) 2006-02-09 2011-10-18 Altera Corporation Specialized processing block for programmable logic device
US8301681B1 (en) 2006-02-09 2012-10-30 Altera Corporation Specialized processing block for programmable logic device
US20070232905A1 (en) * 2006-04-04 2007-10-04 Francis Tom J Unconstrained Balloon Sizer
US7836117B1 (en) 2006-04-07 2010-11-16 Altera Corporation Specialized processing block for programmable logic device
US7822799B1 (en) 2006-06-26 2010-10-26 Altera Corporation Adder-rounder circuitry for specialized processing block in programmable logic device
US8386550B1 (en) 2006-09-20 2013-02-26 Altera Corporation Method for configuring a finite impulse response filter in a programmable logic device
US7930336B2 (en) 2006-12-05 2011-04-19 Altera Corporation Large multiplier for programmable logic device
US8386553B1 (en) 2006-12-05 2013-02-26 Altera Corporation Large multiplier for programmable logic device
US7814137B1 (en) 2007-01-09 2010-10-12 Altera Corporation Combined interpolation and decimation filter for programmable logic device
US7865541B1 (en) 2007-01-22 2011-01-04 Altera Corporation Configuring floating point operations in a programmable logic device
US8650231B1 (en) 2007-01-22 2014-02-11 Altera Corporation Configuring floating point operations in a programmable device
US8645450B1 (en) 2007-03-02 2014-02-04 Altera Corporation Multiplier-accumulator circuitry and methods
US7949699B1 (en) 2007-08-30 2011-05-24 Altera Corporation Implementation of decimation filter in integrated circuit device using ram-based data storage
US8959137B1 (en) 2008-02-20 2015-02-17 Altera Corporation Implementing large multipliers in a programmable integrated circuit device
US20110224655A1 (en) * 2008-09-11 2011-09-15 Asirvatham Samuel J Central core multifunctional cardiac devices
US8307023B1 (en) 2008-10-10 2012-11-06 Altera Corporation DSP block for implementing large multiplier on a programmable integrated circuit device
US8706790B1 (en) 2009-03-03 2014-04-22 Altera Corporation Implementing mixed-precision floating-point operations in a programmable integrated circuit device
US8468192B1 (en) 2009-03-03 2013-06-18 Altera Corporation Implementing multipliers in a programmable integrated circuit device
US8645449B1 (en) 2009-03-03 2014-02-04 Altera Corporation Combined floating point adder and subtractor
US8650236B1 (en) 2009-08-04 2014-02-11 Altera Corporation High-rate interpolation or decimation filter in integrated circuit device
US8396914B1 (en) 2009-09-11 2013-03-12 Altera Corporation Matrix decomposition in an integrated circuit device
US8412756B1 (en) 2009-09-11 2013-04-02 Altera Corporation Multi-operand floating point operations in a programmable integrated circuit device
US7948267B1 (en) 2010-02-09 2011-05-24 Altera Corporation Efficient rounding circuits and methods in configurable integrated circuit devices
US8539016B1 (en) 2010-02-09 2013-09-17 Altera Corporation QR decomposition in an integrated circuit device
US8601044B2 (en) 2010-03-02 2013-12-03 Altera Corporation Discrete Fourier Transform in an integrated circuit device
US8484265B1 (en) 2010-03-04 2013-07-09 Altera Corporation Angular range reduction in an integrated circuit device
US8510354B1 (en) 2010-03-12 2013-08-13 Altera Corporation Calculation of trigonometric functions in an integrated circuit device
US8539014B2 (en) 2010-03-25 2013-09-17 Altera Corporation Solving linear matrices in an integrated circuit device
US8589463B2 (en) 2010-06-25 2013-11-19 Altera Corporation Calculation of trigonometric functions in an integrated circuit device
US8862650B2 (en) 2010-06-25 2014-10-14 Altera Corporation Calculation of trigonometric functions in an integrated circuit device
US8577951B1 (en) 2010-08-19 2013-11-05 Altera Corporation Matrix operations in an integrated circuit device
US8645451B2 (en) 2011-03-10 2014-02-04 Altera Corporation Double-clocked specialized processing block in an integrated circuit device
US9600278B1 (en) 2011-05-09 2017-03-21 Altera Corporation Programmable device using fixed and configurable logic to implement recursive trees
US8812576B1 (en) 2011-09-12 2014-08-19 Altera Corporation QR decomposition in an integrated circuit device
US9053045B1 (en) 2011-09-16 2015-06-09 Altera Corporation Computing floating-point polynomials in an integrated circuit device
US8949298B1 (en) 2011-09-16 2015-02-03 Altera Corporation Computing floating-point polynomials in an integrated circuit device
US8762443B1 (en) 2011-11-15 2014-06-24 Altera Corporation Matrix operations in an integrated circuit device
US8543634B1 (en) 2012-03-30 2013-09-24 Altera Corporation Specialized processing block for programmable integrated circuit device
US9098332B1 (en) 2012-06-01 2015-08-04 Altera Corporation Specialized processing block with fixed- and floating-point structures
US8996600B1 (en) 2012-08-03 2015-03-31 Altera Corporation Specialized processing block for implementing floating-point multiplier with subnormal operation support
US9207909B1 (en) 2012-11-26 2015-12-08 Altera Corporation Polynomial calculations optimized for programmable integrated circuit device structures
US9189200B1 (en) 2013-03-14 2015-11-17 Altera Corporation Multiple-precision processing block in a programmable integrated circuit device
US9348795B1 (en) 2013-07-03 2016-05-24 Altera Corporation Programmable device using fixed and configurable logic to implement floating-point rounding
US9684488B2 (en) 2015-03-26 2017-06-20 Altera Corporation Combined adder and pre-adder for high-radix multiplier circuit
US10942706B2 (en) 2017-05-05 2021-03-09 Intel Corporation Implementation of floating-point trigonometric functions in an integrated circuit device
US11334318B2 (en) * 2018-07-12 2022-05-17 Intel Corporation Prefix network-directed addition
CN111090413A (zh) * 2018-10-23 2020-05-01 成都鼎桥通信技术有限公司 一种累加数字序列的方法和装置
US10705797B2 (en) * 2018-11-27 2020-07-07 Marvell International Ltd. Parallel-prefix adder and method

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2352686B2 (de) 1973-10-20 1978-05-11 Vereinigte Flugtechnische Werke- Fokker Gmbh, 2800 Bremen Dezimaler Parallel-Addierer/Substrahierer
US4422143A (en) 1980-11-24 1983-12-20 Texas Instruments Incorporated Microprocessor ALU with absolute value function
US4709226A (en) 1985-07-15 1987-11-24 Rca Corporation Circuitry for complementing binary numbers
US4878192A (en) 1986-07-11 1989-10-31 Matsushita Electric Industrial Co. Ltd. Arithmetic processor and divider using redundant signed digit arithmetic
US4967388A (en) 1988-04-21 1990-10-30 Harris Semiconductor Patents Inc. Truncated product partial canonical signed digit multiplier
US5206825A (en) 1987-05-27 1993-04-27 Matsushita Electric Industrial Co., Ltd. Arithmetic processor using signed-digit representation of external operands
CA1329800C (en) 1987-12-29 1994-05-24 Hiroaki Takayanagi Composite separating agent
US5115408A (en) 1988-01-29 1992-05-19 Texas Instruments Incorporated High speed multiplier
US4890127A (en) * 1988-03-31 1989-12-26 Texas Instruments Incorporated Signed digit adder circuit
US4972362A (en) 1988-06-17 1990-11-20 Bipolar Integrated Technology, Inc. Method and apparatus for implementing binary multiplication using booth type multiplication
US5184318A (en) 1989-09-05 1993-02-02 Cyrix Corporation Rectangular array signed digit multiplier
EP0452517A1 (de) 1990-03-20 1991-10-23 Siemens Aktiengesellschaft Zwei-Summen-Vergleicher
EP0564137B1 (de) 1992-03-31 2001-06-20 STMicroelectronics, Inc. Parallelisierter Übertragvorgriffsaddierer
US5270962A (en) 1992-05-11 1993-12-14 Teknekron Communications Systems, Inc. Multiply and divide circuit
US5341322A (en) 1992-05-11 1994-08-23 Teknekron Communications Systems, Inc. Bit level pipeline divide circuit and method therefor
US5644522A (en) 1993-11-30 1997-07-01 Texas Instruments Incorporated Method, apparatus and system for multiply rounding using redundant coded multiply result
US6116768A (en) 1993-11-30 2000-09-12 Texas Instruments Incorporated Three input arithmetic logic unit with barrel rotator
US5418736A (en) 1994-03-11 1995-05-23 Nexgen, Inc. Optimized binary adders and comparators for inputs having different widths
US5394351A (en) * 1994-03-11 1995-02-28 Nexgen, Inc. Optimized binary adder and comparator having an implicit constant for an input
US5754819A (en) 1994-07-28 1998-05-19 Sun Microsystems, Inc. Low-latency memory indexing method and structure
TW421757B (en) 1996-06-06 2001-02-11 Matsushita Electric Ind Co Ltd Arithmetic processor
US5764550A (en) 1996-07-22 1998-06-09 Sun Microsystems, Inc. Arithmetic logic unit with improved critical path performance
US5815420A (en) 1996-07-31 1998-09-29 Texas Instruments Incorporated Microprocessor arithmetic logic unit using multiple number representations
JP3529622B2 (ja) 1998-05-08 2004-05-24 株式会社東芝 演算回路
US6466960B1 (en) * 1999-05-13 2002-10-15 Hewlett-Packard Company Method and apparatus for performing a sum-and-compare operation
GB2354091B (en) * 1999-09-09 2003-08-27 Advanced Risc Mach Ltd Zero result prediction

Also Published As

Publication number Publication date
GB0215181D0 (en) 2002-08-07
WO2001046795A3 (en) 2002-01-03
GB2374445A (en) 2002-10-16
WO2001046795A2 (en) 2001-06-28
AU3082701A (en) 2001-07-03
DE10085322B4 (de) 2006-10-26
HK1046756B (zh) 2004-12-03
GB2374445B (en) 2004-06-02
HK1046756A1 (en) 2003-01-24
US20040267863A1 (en) 2004-12-30
US20020013800A1 (en) 2002-01-31
US6763368B2 (en) 2004-07-13
US7395304B2 (en) 2008-07-01

Similar Documents

Publication Publication Date Title
DE10085322T1 (de) Verfahren und Einrichtung zum Durchführen einer Ein-Zyklus-Addition oder -subtraktion und eines Vergleichs bei einer arithmetik redundanter Form
DE60101841D1 (de) Verfahren und vorrichtung zum verteilen der last in einer rechnerumgebung
ATE261841T1 (de) Vorrichtung und verfahren zum absetzen eines gegenstandes oder einer last auf dem meeresboden
DE69906403D1 (de) Verfahren und Gerät zum Detektieren eines gesichtsähnlichen Gebiets
DE59712087D1 (de) Verfahren und vorrichtung zum ansteuern eines kapazitiven stellgliedes
DE878824T1 (de) Verfahren und Gerät zur Ätzung eines Werkstücks
DE50211974D1 (de) Verfahren und vorrichtung zum selbsttätigen auslösen einer verzögerung eines fahrzeugs
DE60034809D1 (de) Verfahren und vorrichtung zum aufbringen von elastischem material in gekrümmten formen auf einer kontinuierlich transportierten unterlage
DE69920875D1 (de) Vorrichtung und Verfahren zum Berechnen einer digitalen Unterschrift
DE60037515D1 (de) Vorrichtung und verfahren zum transferieren eines werkstückes
DE69821958D1 (de) Verfahren und gerät zum aufnehmen eines handflächenbildes
DE60036064D1 (de) Verfahren und Vorrichtung zum Bearbeiten einer Kolonne
DE59710480D1 (de) Verfahren und vorrichtung zum ansteuern eines kapazitiven stellgliedes
DE69917597D1 (de) Verfahren und Vorrichtung zum Einwickeln einer Ladung mit Dehnfolie
DE50006165D1 (de) Verfahren und vorrichtung zum laden eines kapazitiven stellgliedes
DE69925844D1 (de) Verfahren und vorichtung zum falten eines gassacks
DE69942794D1 (de) Vorrichtung und Verfahren zum Positionieren und Manipulieren eines Gerätes
DE50015915D1 (de) Verfahren und Vorrichtung zum Steuern eines Roboters
DE69906605D1 (de) Verfahren und Vorrichtung zum Gestalten eines Pflanzenteils
DE59900784D1 (de) Verfahren und vorrichtung zum ansteuern wenigstens eines kapazitiven stellgliedes
DE69941499D1 (de) Vorrichtungen und Verfahren zum Lernen und Anwenden eines Abstand-Transition-Modelles
DE69812822D1 (de) Me fühlervorrichtung und Verfahren zum Polieren eines Me fühlers
DE50005963D1 (de) Verfahren und Vorrichtung zum Laden wenigstens eines kapazitiven Stellgliedes
DE59908191D1 (de) Kreuzspulautomat sowie Verfahren zum Betreiben eines Kreuzspulautomaten
DE69904317T2 (de) Verfahren und system zum konfigurieren eines rechners

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
8364 No opposition during term of opposition
R119 Application deemed withdrawn, or ip right lapsed, due to non-payment of renewal fee

Effective date: 20110531