CN2289349Y - 浮式传输门 - Google Patents
浮式传输门 Download PDFInfo
- Publication number
- CN2289349Y CN2289349Y CN 96207489 CN96207489U CN2289349Y CN 2289349 Y CN2289349 Y CN 2289349Y CN 96207489 CN96207489 CN 96207489 CN 96207489 U CN96207489 U CN 96207489U CN 2289349 Y CN2289349 Y CN 2289349Y
- Authority
- CN
- China
- Prior art keywords
- floating
- transmission gate
- mosfet
- access
- drain electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
本实用新型涉及一种由在一共用基片内形成的多个PN结组成的器件,具体涉及由浮式金属氧化物半导体场效应晶体管即浮式MOSFET构成的模拟信号或数字信号的传输门,称浮式传输门,由于浮式MOSFET的传输信号Vin的幅值不受栅极电位的限制,故浮式传输门的传输信号Vin将不受电源电压的范围(VDD,VSS)限制,而能比CMOS传输门相应拓宽。
Description
本实用新型涉及一种由在一共用基片内形成的多个PN结组成的器件,具体涉及由浮式金属氧化物半导体场效应晶体管即浮式MOSFET构成的模拟信号或数字信号的传输门。
现有的CMOS传输门如图1所示。其中G1为P沟MOSFET的栅极,接电源电压的负极VSS,故VL=VGI=VSS,G2为N沟MOSFET的栅极,接电源电压的正极VDD,故VH=VG2=VDD,其中VL及VH为N沟及P沟MOSFET的衬底电位。它的缺点是:所传输的信号电压Vin的幅值应满足VH>Vin>VL,而(VH,VL)区间的范围通常都不大,故使CMOS传输门的应用受到限制。
本实用新型的目的是要提供一种浮式传输门,它所允许传输的信号Vin的幅值将比CMOS传输门较为拓宽。
本实用新型的目的是这样实现的:将浮式MOSFET按相同或互补的关系两两组合:二个相同的浮式MOSFET的栅极分别通过电容后,一个接往传输门的输入端,另一个接往传输门的输出端,而二个浮式MOSFET的衬底连在一起后,可经过一个电容器接往浮式MOSFET的源极或漏极。二个相同的浮式MOSFET的源极和源极、漏极和漏极连在一起,并分别接往浮式传输门的输入端和输出端。如图2、图3。对于二个互补的浮式MOSFET的栅极分别通过电容器后,一同接往浮式传输门的输入端或输出端,而二个互补的浮式MOSFET的衬底可分别经过电容器后一同接往浮式MOSFET的源极或漏极。二个互补的浮式MOSFET之一的源极和另一个浮式MOSFET的漏极连在一起,分别接往浮式传输门的输入端和输出端。如图4。图2图3图4中的传输门称为浮式传输门。由于浮式传输门使用了传输信号Vin不受栅极(或衬底)电位限制的浮式MOSFET,故浮式传输门所传输的信号Vin将不再受(VDD,VSS)或衬底电位(VH,VL)的限制。
本实用新型的优点是:它所允许传输的信号Vin的幅值将比CMOS传输门较为拓宽。
下面结合附图对本实用新型作进一步详细说明:
图1是现有的CMOS传输门的结构图。图2是由二个相同的N沟浮式MOSFET组成的浮式传输门的结构图。图3是由二个相同的P沟浮式MOSFET组成的浮式传输门的结构图。图4是由二个互补的N沟和P沟浮式MOSFET组成的浮式传输门的结构图。
由于浮式传输门所传输的信号电压Vin的范围比现有的CMOS传输门大,故浮式传输门在模拟电路中将可能实施应用,例如用作双向模拟开关等。
Claims (5)
1、由浮式金属氧化物半导体场效应晶体管即浮式MOSFET构成的浮式传输门,其特征是由二个相同或互补的浮式MOSFET组成。
2、根据权利要求1所述的浮式传输门的特征是:二个相同的浮式MOSFET的栅极分别通过电容后,一个接往传输门的输入端,另一个接往传输门的输出端,而二个浮式MOSFET的衬底连在一起后,可经过一个电容器接往浮式MOSFET的源极或漏极。
3、根据权利要求1和2所述的浮式传输门的特征是:二个相同的浮式MOSFET的源极和源极、漏极和漏极连在一起,并分别接往浮式传输门的输入端和输出端。
4、根据权利要求1所述的浮式传输门的特征是:二个互补的浮式MOSFET的栅极分别通过电容器后,一同接往浮式传输门的输入端或输出端,而二个互补的浮式MOSFET的衬底可分别经过电容器后一同接往浮式MOSFET的源极或漏极。
5、根据权利要求1和4所述的浮式传输门的特征是:二个互补的浮式MOSFET之一的源极和另一个浮式MOSFET的漏极连在一起,分别接往浮式传输门的输入端和输出端。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 96207489 CN2289349Y (zh) | 1996-04-08 | 1996-04-08 | 浮式传输门 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 96207489 CN2289349Y (zh) | 1996-04-08 | 1996-04-08 | 浮式传输门 |
Publications (1)
Publication Number | Publication Date |
---|---|
CN2289349Y true CN2289349Y (zh) | 1998-08-26 |
Family
ID=33891754
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 96207489 Expired - Fee Related CN2289349Y (zh) | 1996-04-08 | 1996-04-08 | 浮式传输门 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN2289349Y (zh) |
-
1996
- 1996-04-08 CN CN 96207489 patent/CN2289349Y/zh not_active Expired - Fee Related
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW326109B (en) | Electric potential transfer semiconductor device | |
TW335548B (en) | Voltage detection circuit, power on, of reset circuit and transistor device | |
EP0566739A4 (en) | Semiconductor device | |
MY118563A (en) | Level conversion circuit and semiconductor integrated circuit device employing the level conversion circuit | |
EP1246157A3 (en) | Emissive display using organic electroluminescent devices | |
EP0920135A3 (en) | D/A conversion circuit and semiconductor device | |
EP0844737A3 (en) | Input buffer circuit and bidirectional buffer circuit for plural voltage systems | |
EP0578821A4 (en) | Semiconductor device | |
EP0570584A4 (zh) | ||
TW332949B (en) | Output circuit to provide a output circuit to stabilize the bias when the output current is as big as possible | |
TW325599B (en) | Semiconductor integrated circuit device | |
EP1056070A3 (en) | Drive circuit and drive circuit system for capacitive load | |
EP1041718A3 (en) | A low power adjustable input threshold circuit | |
JPS6471216A (en) | Buffer circuit | |
CN2289349Y (zh) | 浮式传输门 | |
UA42048C2 (uk) | Мон-пристрій включення високих напруг на напівпровідниковій інтегральній схемі | |
TW200623633A (en) | Charge pump circuit | |
EP0377959A3 (en) | A method of driving a charge detection circuit | |
CA2107221A1 (en) | Low Power Voltage Sensing Circuit | |
KR910007279A (ko) | Ttl/cmos레벨 변환기 | |
KR900015465A (ko) | Cmos 전압레벨 시프팅 및 함수회로 | |
JPS6444619A (en) | Level shift circuit | |
SE9901345D0 (sv) | CMOS process | |
TW340985B (en) | Automatic polarity conversion circuit | |
JPS54117673A (en) | N channel mis integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C19 | Lapse of patent right due to non-payment of the annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |