CN2236160Y - Adress-selective multi-function storage plate capable of quickly expanding - Google Patents

Adress-selective multi-function storage plate capable of quickly expanding Download PDF

Info

Publication number
CN2236160Y
CN2236160Y CN 94237119 CN94237119U CN2236160Y CN 2236160 Y CN2236160 Y CN 2236160Y CN 94237119 CN94237119 CN 94237119 CN 94237119 U CN94237119 U CN 94237119U CN 2236160 Y CN2236160 Y CN 2236160Y
Authority
CN
China
Prior art keywords
read
memory
circuit
write
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN 94237119
Other languages
Chinese (zh)
Inventor
汪仁煌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to CN 94237119 priority Critical patent/CN2236160Y/en
Application granted granted Critical
Publication of CN2236160Y publication Critical patent/CN2236160Y/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Storage Device Security (AREA)

Abstract

The utility model relates to a multifunctional storage board for a microcomputer system, which can be expanded quickly and select address space. The utility model is composed of a high-capacity CMOS read/write memory (RAM) 8, a chip selecting circuit 6, a read/write control circuit 5, a standby power supply circuit 7, a switch block 3 and a switch block 4; the address area in the address space of the CPU of a microcomputer system of the CMOS read/write memory (RAM) 8 can be selected by a switch and the CMOS read/write memory (RAM) 8 can be set to a read/write storage mode and a read-only storage mode by the switch, and the inner of the CMOS read/write memory (RAM) 8 can be divided into a read/write area and a read-only area. When the utility model is used to expand the hardware memory of the microcomputer system, the utility model can be directly inserted into the CPU socket of the microcomputer without being welded, and therefore, the utility model is convenient in use.

Description

Rapid expansion of a kind of energy and the optional multi-functional memory board in address
The utility model relates to the optional multi-functional memory board in address in a kind of rapid expansion microcomputer or single-chip microcomputer hardware memory space.
At present, microcomputer is in all trades and professions widespread use.The user often need expand hardware memory space when revising software in using the microcomputer process.Common way is additional or modification circuit to former microsystem, and adopts the method for welding to be connected with former microsystem.Do so both time-consuming, again the trouble.The microsystem that has (as Z80,8031 single-chip microcomputers etc.) has designed the dummy receptacle that several expansion memories are used when the design printed circuit.But selected memory chip could insert these dummy receptacles that expands memory when only selecting design for use, and function has only read-only memory or reading writing memory, if will exceed intrinsic hardware memory space, expansion is inconvenient.In addition, in the design of the functional module plate that adopts bus systems such as STD, S100, the memory module plate that uses in same bus can directly insert in this kind bus slot, carries out memory and expands more convenient.But, just can not directly use memory module plate, as using for the memory module plate of STD bus system design can not directly be inserted in other bus slots as the different bus design to the same a kind of CPU that uses in the different bus system.Memory is and one of maximum device of the bus connecting line of CPU, and CPU links to each other with memory by the bus driver device sometimes, and arbitrary signal path fault can cause that all microsystem work is undesired between CPU and the memory, checks that this type of fault also bothers.
But the purpose of this utility model provides a kind of rapid expansion for microsystem exactly, and the optional multi-functional memory board in address, and it also can be used as the developing instrument and the maintenance tool of microsystem.
The utility model is design like this:
The utility model is made up of CPU plug, socket, two groups of switches, read-write control circuit, sheet selected control system circuit, standby power supply circuit and memories (RAM).On this expansion memory board, be provided with a flat connector, whole leg signal of CPU are received on the plug identical with the CPU mount structure by a flat cable, this plug directly is inserted on the CPU socket in the microsystem that is expanded, again the plug of the CPU in the microsystem is inserted on the CPU socket on this expansion memory board, can realizes the memory space of the hardware memory of this microsystem of rapid expansion.Also can adopt the pin of CPU socket on the lengthening expansion RAM plate, this pin directly is inserted into the work that realizes the rapid expansion memory on the CPU socket in the microsystem that is expanded.
The course of work of the present utility model is: by constituting sheet selected control system circuit from the high address line that is inserted in the CPU on the utility model or some control signal AH, switches set 3, the signal CS of its output is as the chip selection signal that expands memory 8, and sheet selected control system circuit basic logic expression formula is as follows:
CS=∑AiKi+∑C M
Have this address comparison circuit of ∑ Ai Ki in the chip selection signal CS logical expression at least, can adopt XOR, with or and other circuit realize; C MBe the memory control signal, this signal is also slightly different in different CPU.The following formula example is that chip selection signal CS is that low level is exported effective logical expression.Switches set 3 is by K1, K2 ... Ki forms, and selects to expand the address space position of memory (RAM) 8 in the CPU of microcomputer by disconnection or the connection of K switch i.Constitute write control circuit by the high bit address wire of the CPU that is inserted in the microcomputer on the utility model and write control signal AL thereof, switches set 4, its output signal WRITE is as the write signal that expands memory 8; Switches set 4 is by K I+1, K 1+2Kj forms, and by the write area that disconnection or the connection of Kj select to expand the physical address space in the memory 8, the remaining address space is the taboo of writing to advance data and writes the district.The basic logic expression formula of the write control circuit of expansion memory 8 is as follows:
WRITE=∑AjKj+∑C w
In the following formula ∑ Aj+Kj this be address comparison circuit, ∑ C wBe the write control signal of CPU, ∑ Aj Kj can adopt XOR, same or and other circuit realizations.The following formula example is that the write control signal of expansion memory 8 is that low level is exported effective logical expression.Equally, adopt the read control signal AL of high bit address wire and microcomputer CPU and switches set 4 to be combined into and reads control circuit, its output signal READ is as the read signal that expands memory 8, selects the character of the control signal that memories 8 read by switches set 4.Its basic logic expression formula of reading control circuit is as follows:
READ=∑A KK K+∑C R
The memory read control signal C that in following formula, has microcomputer CPU at least RThe circuit of combination, in different CPU, C RThe signal combination difference, and ∑ A k K kThe address selection comparator circuit generally can not have, and only during the memory address space coincidence in using high capacity memory and microsystem, just adopts ∑ A k K kSelect to expand the readable area in the memory 8, the illegal duty of reading simultaneously with the memory of avoiding expanding in memory 8 and the microsystem.Like this, expand memory 8 under read control signal READ and write control signal WRITE control,, promptly form the writable area that expands memory 8, become part storage portions with read-write character by the write area in the switches set 4 decision expansion memories 8; Taboo by switches set 4 decisions is write the district, promptly forms the read-only region that expands memory 8, becomes the part ROM district with read-only character.The reserve battery E1 of standby power supply circuit supplies with automatically by the expanding system dead electricity time and expands memory 8 and relevant chip power, making the input chip selection signal CS that expands RAM is disarmed state, forbids that to carry out the data that read-write operation guarantees to expand in the memory constant to expanding ram memory.
The utlity model has following excellent characteristics:
1, this newly can directly insert the corresponding CPU socket of microsystem with novel CPU plug, the CPU plug of microsystem directly is inserted on the CPU socket of the present utility model can realizes the rapid expansion memory again.Need not weld, time saving and energy saving, easy to operate.
2, function is many.Expand memory and can be set to reading writing memory, read-only memory; Memory inside can be divided into read-only region and writable area.And can realize the multistage continuous expansion of polylith storage.
3, the address of expansion memory is optional, and the read-only region of division and writable area is big or small optional in the memory, can be used as read-write or read-only memory and uses, and read or write speed is fast.
4, the utility model can be used for input or revises user program, and the part that this moment can the program area is set to read-only region, and remainder is a writable area, makes read-only memory or reading writing memory and uses, even microsystem work is undesired, also can not wash out program.
5, the utility model also can replace the watchdog routine of data memory in the microsystem and read-only memory operation microsystem, can be used as the fault of checking memory system, does the maintenance tool use.
Further introduce structure of the present utility model below in conjunction with accompanying drawing.
Fig. 1 is a structured flowchart of the present utility model
Fig. 2 is the circuit theory synoptic diagram of embodiment of the present utility model (1)
Fig. 3 is the circuit theory synoptic diagram of embodiment 2 of the present utility model, wherein: 1, CPU plug 2, CPU socket 3, switches set 4, switches set 5, read-write control circuit 6, sheet selected control system circuit 7, standby power supply circuit 8, expansion memory
Embodiment 1
Present embodiment is the Z80CPU microsystem multi-functional memory board of rapid expansion, and its circuit theory synoptic diagram as shown in Figure 2.It is by Z80CPU, 6264RAM8K memory 8, switches set 3, sheet selected control system circuit 6, switches set 4, read-write control circuit 5, standby power supply circuit 7 are formed, switches set 3 comprises K1, K2, four switches of K3, K10, and switches set 4 comprises K4, K5, K6, K7, K8, K9, seven switches of K11.Respectively the working condition of sheet selected control system circuit 6, read-write control circuit 5, standby power supply circuit 7 is described in detail below.
1, sheet selected control system circuit
The input quantity of this control circuit is high-order address signal A15, A14, the A13 of Z80CPU, and MERQ, by the disconnection of switches set 3 (comprising K1, K2, K3, K10) and the various combination of connection, the duty of control chip select logic circuit, when K10 connects, CSC=1, the logical expression of output variable is:
CS=MERQ+A15K1+A14K2+A13K3
Switches set K1, K2, K3 can select the position of 8K ram memory at the 64K of Z80CPU address space.When the microsystem dead electricity or K10 when disconnecting, CSC=0, CS=1 then forbids the read-write operation to ram memory, and is constant with the data among the protection RAM.
2, read-write control circuit
The input quantity of this circuit is high bit address signal A12, A11, A10 and the WR of Z80CPU, K9, K8, K7, K6, K5, K4, the disconnection of seven switches of K11 or the various combination of connection by switches set 4, control the duty of read/write circuit of the present utility model, when K11 opens a way, K9, K7, K5 connect, and make A12, A11, the input of A10 signal.The output signal WRITE of this circuit is as the input signal of RAM, and its logical expression is:
WRITE=WR+A12K8+A11K6+A10K4
But selecting the write area scope in the ram memory by K switch 8, K6, K4 is 1K, and the regional address space is write for prohibiting in the unchecked space of all the other 7K.
When K5, K4 disconnect simultaneously, then
WRITE=WR+A12K8+A11K6
At this moment, can select among the RAM8 2K address space to make write area by K switch 8, K6, other 6K address spaces are then write the district for prohibiting.
When K7, K6, K4, K5 disconnect simultaneously, then
WRITE=WR+A12A8
At this moment, can select among the RAM8 4K address space to make write area by K switch 8, other 4K address spaces are then write the district for prohibiting
When K9, K8, K7, K6, K5, K4 disconnect simultaneously, then
WRITE=WR
At this moment, but the 8K address space that expands in the ram memory 8 all is a write area, when the K11 short circuit, and WRITE=1, the 8K address space in the memory all is to prohibit to write the district at this moment.
The read signal RD of Z80CPU directly receives the control end of reading of ram memory.
3, standby power supply circuit
When main frame had electricity, electric Vcc powered to battery E1 by D1, R4, and gave ram memory and NAD1, NAD2 by output voltage U+power supply; When the power Vcc power down, then E1 powers to ram memory by D2, R14.In (or decline) process that rises in power Vcc, when Vcc rises to the TR1 base stage operating voltage of (or being lower than) DW, R2, R3 decision, make R4 be output as logic high (or low level), then make NAD1 output CS=0 (or CS=1), then allow (or forbidding) read-write operation ram memory.
When Vcc=0, then NAND2 is under an embargo, and ram memory is under an embargo and writes, and when Vcc is operating voltage, when K1 disconnects, allows input to write control, and RAM receives write signal.
Embodiment 2:
Present embodiment is 8031CPU microsystem rapid expansion 8K memory board.Its circuit theory synoptic diagram as shown in Figure 3.
This circuit microsystem 8031CPU, 6264-RAM, switches set 3, chip selection logic control circuit 6, switches set 4, read-write logic control circuit 5 are formed.
1, sheet selected control system circuit
The input signal of this circuit draw from the high address of 8031CPU the disconnection of A15, A14, A13, K1, K2 by switches set 3, K3, K10 or connection the various combination control logic circuit working condition and from its output terminal CS to ram memory 8, when K10 connected, the logical expression of its output quantity was CS=A15 K1+A14 K2+K13 K3.
Switches set 3 can be selected the position of 8K memory 6264RAM in the 64K of 8031CPU address space.
When K10 disconnected, CS=1 then forbade the read-write operation to ram memory 8.
2, read-write control circuit
This write control circuit is with the write control circuit among the embodiment 1.
Originally the input signal of reading control circuit is taken from PSEN and the RD of 8031CPU, the disconnection of K12, K13 by switches set and the various combination of connection make originally reads control circuit to the different read signal of RAM8 output, that is: K13 is logical, K12 is disconnected, and the read signal READ=RD that ram memory obtains then RAM8 can make the data memory and reads; K13 is disconnected, K12 logical, the read signal READ=PSEN*RD of ram memory 8 then, and then the RAM8 instruction that can make data and memory under program is read.
3, standby power supply circuit
The standby power supply circuit of present embodiment is with the circuit that is adopted among the embodiment 1.

Claims (3)

1, the optional multi-functional memory board in a kind of rapid expansion microsystem hardware memory space and address is characterized in that it is made up of CPU plug and socket, sheet selected control system circuit, read-write control circuit, standby power supply circuit, switches set and circuit printing plate.
2, multi-functional memory board according to claim 1, it is characterized in which is provided with one can for the direct-insert CPU socket of microsystem CPU with one by a flat cable be connected, mount structure is identical with CPU, can directly insert microcomputer is the plug that fills CPU socket.
3, multi-functional memory board according to claim 1 and 2, the sheet selected control system circuit (6) that it is characterized in that it is made up of logic printing circuit and switches set (3), its input end links with the high address line of microsystem and control line and switches set (3) respectively, and its output terminal connects with memory 8; Its read-write control circuit (5) is made up of logical circuit and switches set (4), and its input end links with the higher address line of microsystem and control line and switches set (4) respectively, its output terminal with expand memory 8 and connect.
CN 94237119 1994-04-14 1994-04-14 Adress-selective multi-function storage plate capable of quickly expanding Expired - Fee Related CN2236160Y (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 94237119 CN2236160Y (en) 1994-04-14 1994-04-14 Adress-selective multi-function storage plate capable of quickly expanding

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 94237119 CN2236160Y (en) 1994-04-14 1994-04-14 Adress-selective multi-function storage plate capable of quickly expanding

Publications (1)

Publication Number Publication Date
CN2236160Y true CN2236160Y (en) 1996-09-25

Family

ID=33844921

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 94237119 Expired - Fee Related CN2236160Y (en) 1994-04-14 1994-04-14 Adress-selective multi-function storage plate capable of quickly expanding

Country Status (1)

Country Link
CN (1) CN2236160Y (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI455146B (en) * 2010-06-11 2014-10-01 Apacer Technology Inc Storage device having extensible memory unit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI455146B (en) * 2010-06-11 2014-10-01 Apacer Technology Inc Storage device having extensible memory unit

Similar Documents

Publication Publication Date Title
US7548502B2 (en) Power backup method for disk storage device
CN102449621B (en) Node controller chain switching method, processor system, and nodes
CN1770536A (en) Battery pack and electronic device using the same
CN214202082U (en) Vehicle-mounted network system and automobile
CN1815775A (en) Cell assembly capable of connection expanding
CN2236160Y (en) Adress-selective multi-function storage plate capable of quickly expanding
CN101051242A (en) Power supply control method and device for computer system
CN101071624A (en) Storage unit chip with extensible input/output interface
CN111143131B (en) System for backup hot start of operating system
CN115129244B (en) FLASH chip-based battery management system data storage management method
CN2710040Y (en) Simplified card bus controller
CN1180331C (en) Computer main board with two-purpose memory module slot
CN212433755U (en) Modular small-size and multi-type data interface processing device
CN1188788C (en) Method for setting master-slave USB interface in MP3 player
CN1967420A (en) Series PLC host computer and fast parallel communication interface of expanding machine
CN100394384C (en) Method and system for on-line updating of network
CN2390261Y (en) Non-volatile memory module with software password
JP2002223527A (en) Electronic apparatus and its power control method
CN2862191Y (en) Semiconductor outer memory device capable of expanding USB interface
CN207083109U (en) A kind of full modularization industrial switch
CN100435125C (en) Automatic regulating method and system for bus width
CN205318208U (en) Driver with extendible function
CN216848728U (en) Data read-write device, module and equipment
CN210956164U (en) Multi-interface hard disk
CN209948780U (en) Commercial power storage battery seamless switching circuit and cash register

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
C19 Lapse of patent right due to non-payment of the annual fee
CF01 Termination of patent right due to non-payment of annual fee