CN218850394U - Backflow prevention control circuit of BUCK converter - Google Patents

Backflow prevention control circuit of BUCK converter Download PDF

Info

Publication number
CN218850394U
CN218850394U CN202221845196.0U CN202221845196U CN218850394U CN 218850394 U CN218850394 U CN 218850394U CN 202221845196 U CN202221845196 U CN 202221845196U CN 218850394 U CN218850394 U CN 218850394U
Authority
CN
China
Prior art keywords
circuit
resistor
input end
operational amplifier
buck
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202221845196.0U
Other languages
Chinese (zh)
Inventor
郭志翔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mornsun Guangzhou Science and Technology Ltd
Original Assignee
Mornsun Guangzhou Science and Technology Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mornsun Guangzhou Science and Technology Ltd filed Critical Mornsun Guangzhou Science and Technology Ltd
Priority to CN202221845196.0U priority Critical patent/CN218850394U/en
Application granted granted Critical
Publication of CN218850394U publication Critical patent/CN218850394U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes

Landscapes

  • Dc-Dc Converters (AREA)

Abstract

The utility model relates to a BUCK converter prevent flowing backward control circuit, control circuit include sampling circuit, difference amplifier circuit, hysteresis comparison circuit and controlled circuit, sampling circuit sampling output current to with sampling signal input to difference amplifier circuit, input to hysteresis comparison circuit's an input after the difference amplifier circuit enlargies, hysteresis comparison circuit's another input reference signal, hysteresis comparison circuit compares difference amplifier signal and reference signal, and with comparison result signal input to controlled circuit action. The utility model discloses can carry out real-time supervision to the output current of converter, when the output current of converter is less than the setting value, controlled circuit begins to move, prevents that the BUCK converter from taking place to flow backward and damaging, improves the reliability of converter.

Description

Backflow prevention control circuit of BUCK converter
Technical Field
The utility model relates to a BUCK topological control IC field, in particular to BUCK converter prevent flowing backward control circuit.
Background
With the development of modern electronic devices, people have higher requirements on the volume of a power supply necessary for industrial equipment, and the research on the power supply with high efficiency, high power density and high reliability is more and more urgent. Meanwhile, the BUCK topology is increasingly applied to the field of high-efficiency and high-power-density power modules.
Due to the requirements for high efficiency and high power density, conventional BUCK converters employ a synchronous rectification mode to improve the on-load efficiency of the converter.
As shown in fig. 1, in practical application, a DEMB terminal of an IC is connected to VCC through a resistor R9 to turn on signal output of a drive signal output terminal LO1 of a BUCK synchronous rectifier; HO1 is BUCK switch tube driving signal, LO1 is BUCK synchronous rectifier tube driving signal. Under the control circuit, the BUCK can be ensured to use a synchronous rectification mode, and the power density and the efficiency of the converter can be improved.
The disadvantages of this control circuit are:
1. the control IC controls the BUCK to use the synchronous rectification mode when the output current of the converter is low.
2. The BUCK inductor current is discontinuous mode when the output current is low.
3. The converter uses a synchronous rectification mode when the BUCK inductive current is in an intermittent mode, when the inductive current is reversed, the energy of the output end can carry out reverse excitation on the inductor through the BUCK synchronous rectification tube, and the longer the reverse excitation time is, the larger the current flowing through the BUCK synchronous rectification tube is, so that the synchronous rectification tube is damaged; and the BUCK circuit is equivalent to a BOOST booster circuit during reverse excitation, so that the input voltage is raised, and the longer the reverse excitation time is, the higher the input voltage is, and the overvoltage damage of the synchronous rectifier tube is further caused.
SUMMERY OF THE UTILITY MODEL
To the problem that current control circuit exists, the utility model provides a BUCK converter prevents flowing backward control circuit effectively prevents that the converter from taking place to flow backward the phenomenon and damaging when converter output current is lower, improves the reliability of whole converter.
In order to achieve the above purpose, the technical solution of the present invention is as follows:
in one aspect, a backflow prevention control circuit of a BUCK converter is provided, which is applied to a power circuit of a BUCK control IC, and the control circuit includes: the circuit comprises a sampling circuit, a differential amplifying circuit, a hysteresis comparison circuit and a controlled circuit;
the first input end of the sampling circuit is used for being connected with the first output end of the converter, the second input end of the sampling circuit is used for being connected with the second output end of the converter, the first output end of the sampling circuit is connected with the first input end of the differential amplification circuit, and the second output end of the sampling circuit is connected with the second input end of the differential amplification circuit;
the output end of the differential amplifying circuit is connected with the first input end of the hysteresis comparison circuit;
the second input end of the hysteresis comparison circuit is used for accessing a reference signal, and the output end of the hysteresis comparison circuit is used for being connected with the input end of the controlled circuit;
the output end of the controlled circuit is connected with the BUCK circuit;
the sampling circuit is used for sampling the output current of the converter and inputting the formed sampling signal to the differential amplification circuit; the differential amplification circuit is used for amplifying the sampling signal to form a differential amplification signal and inputting the differential amplification signal to a first input end of the hysteresis comparison circuit;
the hysteresis comparison circuit is used for comparing the differential amplification signal with the reference signal and inputting a generated comparison result into the controlled circuit;
the controlled circuit is used for controlling the BUCK circuit to use the synchronous rectification mode when the comparison result is that the differential amplification signal is larger than the reference signal, or controlling the BUCK circuit to disable the synchronous rectification mode when the comparison result is that the differential amplification signal is smaller than the reference signal.
Preferably, the controlled circuit comprises a resistor R9 and the control IC3, one end of the resistor R9 is used as an input end of the controlled circuit, the other end of the resistor R9 is connected to the DEMB end of the control IC3, and the HO1 end and the LO1 end of the control IC3 are used as output ends of the controlled circuit and are connected to the BUCK circuit.
Preferably, the sampling circuit comprises: one end of the resistor R1 is simultaneously used as a first input end and a first output end of the sampling circuit, the other end of the resistor R1 is simultaneously used as a second input end and a second output end of the sampling circuit, the voltage of the first input end is V1, the voltage of the second input end is V2, and V2 is larger than V1.
Preferably, the differential amplifying circuit includes: the circuit comprises a resistor R2, a resistor R3, a resistor R4, a resistor R5 and an operational amplifier IC1; one end of the resistor R2 is used as a first input end of the differential amplification circuit, the other end of the resistor R2 is connected with a negative input end of the operational amplifier IC1 and one end of the resistor R3, and the other end of the resistor R3 is connected with an output end of the operational amplifier IC1 and then is used as an output end of the differential amplification circuit; one end of the resistor R4 is used as a second input end of the differential amplification circuit, and the other end of the resistor R4 is connected with the homodromous input end of the operational amplifier IC1 and one end of the resistor R5; the other end of the resistor R5 is grounded.
Preferably, the hysteresis comparing circuit includes: the circuit comprises a resistor R6, a resistor R7, a resistor R8, a diode D1 and an operational amplifier IC2; one end of the resistor R6 is used as a first input end of the hysteresis comparator, and the other end of the resistor R6 is connected with the homodromous input end of the operational amplifier IC2, one end of the resistor R7 and one end of the resistor R8; the other end of the resistor R7 is grounded; the other end of the resistor R8 is connected with the anode of the diode D1; the cathode of the diode D1 is connected with the output end of the operational amplifier IC2 and then is used as the output end of the hysteresis comparison circuit; and a negative input end of the operational amplifier IC2 is used as a second input end of the hysteresis comparison circuit and is used for connecting a reference signal.
On the other hand, the anti-backflow control circuit of the BUCK converter is applied to a power circuit of a BUCK control IC, and is characterized in that: the control circuit includes: the circuit comprises a sampling circuit, a differential amplifying circuit, a hysteresis comparison circuit and a controlled circuit; the sampling circuit includes: a resistor R1; the differential amplifier circuit includes: the circuit comprises a resistor R2, a resistor R3, a resistor R4, a resistor R5 and an operational amplifier IC1; the hysteresis comparison circuit includes: the circuit comprises a resistor R6, a resistor R7, a resistor R8, a diode D1 and an operational amplifier IC2; the controlled circuit comprises a resistor R9 and a control IC3; one end of the resistor R1 is connected with one end of the resistor R2 and then is used for being connected with a first output end of the converter, and the other end of the resistor R1 is connected with one end of the resistor R4 and then is used for being connected with a second output end of the converter; the other end of the resistor R2 is connected with the negative input end of the operational amplifier IC1 and one end of the resistor R3, and the other end of the resistor R3 is connected with the output end of the operational amplifier IC1 and one end of the resistor R6; the other end of the resistor R4 is connected with the positive input end of the operational amplifier IC1 and one end of the resistor R5; the other end of the resistor R6 is connected with the homodromous input end of the operational amplifier IC2, one end of the resistor R7 and one end of the resistor R8; the other end of the resistor R7 is grounded; the other end of the resistor R8 is connected with the anode of the diode D1; the cathode of the diode D1 is connected with the output end of the operational amplifier IC2 and one end of the resistor R9; the negative input end of the operational amplifier IC2 is used as the second input end of the hysteresis comparison circuit and is used for connecting a reference signal; the other end of the resistor R9 is connected with the DEMB end of the control IC3, and the HO1 end and the LO1 end of the control IC3 are used for being connected with the BUCK circuit; the other end of the resistor R5 and the other end of the resistor R7 are grounded.
Compared with the prior control circuit, the utility model discloses there is following effect of showing:
1. the utility model realizes that when the output current of the converter is larger than the set value, namely the inductive current is in a continuous mode, the BUCK uses a synchronous rectification mode to ensure the loading efficiency of the converter;
2. the utility model discloses a when converter output current is less than the setting value, when inductive current is interrupted mode promptly, the forbidden synchronous rectification mode of BUCK only uses the body diode afterflow, utilizes the one-way characteristic that switches on of diode, has cut off the reverse route of exciting of inductive current, prevents effectively that the converter from taking place to flow backward the phenomenon and damaging, improves the reliability of whole converter.
Drawings
FIG. 1 is a schematic diagram of a control circuit of a conventional control IC;
FIG. 2 is a schematic diagram of a circuit according to an embodiment of the present invention;
FIG. 3 is a timing logic diagram of an output signal V41 at the output terminal of the hysteresis comparator, a signal HO1 output from the HO1 terminal of the control IC3, and a signal LO1 output from the LO1 terminal of the control IC3;
fig. 4 is a timing logic diagram of an output signal V42 at the output terminal of the hysteresis comparator, a signal HO1 output from the HO1 terminal of the control IC3, and a signal LO1 output from the LO1 terminal of the control IC 3.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more clearly understood, the present invention is further described in detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are merely illustrative of the invention and are not intended to limit the invention.
DETAILED DESCRIPTION OF EMBODIMENT (S) OF INVENTION
Fig. 2 is a schematic diagram of an embodiment of the present invention, and this embodiment provides a backflow prevention control circuit of a BUCK converter, including a sampling circuit 10, a differential amplifying circuit 20, a hysteresis comparison circuit 30 and a controlled circuit 40, which is applied to a power circuit of a BUCK control IC.
The sampling circuit 10 includes a resistor R1, one end of the resistor R1 is connected to a positive input end (a second input end) of the differential amplification circuit, the other end of the resistor R1 is connected to a negative input end (a first input end) of the differential amplification circuit, voltages at two ends of the resistor R1 are V1 and V2, the resistor R1 is connected in series to an output circuit of the converter, an output current Io of the converter flows from the V2 end of the resistor R1 to the V1 end, and V2 is greater than V1.
The differential amplifying circuit 20 comprises a resistor R2, a resistor R3, a resistor R4, a resistor R5 and an operational amplifier IC1, wherein one end of the resistor R2 is used as a negative input end of the differential amplifying circuit to connect with a first input end (a first output end) V1 of the resistor R1, the other end of the resistor R2 is connected with a negative input end V1 of the operational amplifier IC1, one end of the resistor R3 is connected with the negative input end V1 of the operational amplifier IC1, the other end of the resistor R3 is connected with an output end of the operational amplifier IC1 to be a differential amplifying circuit output end V3, one end of the resistor R4 is used as a positive input end of the differential amplifying circuit to connect with a second input end (a second output end) V2 of the resistor R1, the other end of the resistor R4 is connected with a positive input end V1+ of the operational amplifier IC1, one end of the resistor R5 is connected with a positive input end V1+ of the operational amplifier IC1, the other end of the resistor R5 is connected with a ground of the sampled device, and the output end V3 of the differential amplifying circuit is connected with a positive input end (a first input end) of a comparator.
The hysteresis comparison circuit 30 includes a resistor R6, a resistor R7, a resistor R8, a diode D1 and an operational amplifier IC2, one end of the resistor R6 is used as a positive input end of the hysteresis comparator to connect with the output end V3 of the differential amplifier circuit, the other end of the resistor R6 is connected with a positive input end V2+ of the operational amplifier IC2, one end of the resistor R7 is connected with a positive input end V2+ of the operational amplifier IC2, the other end of the resistor R7 is connected with a ground of the sampled device, one end of the resistor R8 is connected with a positive input end V2+ of the operational amplifier IC2, a negative input end V2-of the operational amplifier IC2 is connected with a reference signal VREF output by the sampled device, the other end of the resistor R8 is connected with an anode of the diode D1, a cathode of the diode D1 is connected with an output end of the operational amplifier IC2 to be used as an output end V4 of the hysteresis comparison circuit, and an output end V4 of the hysteresis comparison circuit is connected with the controlled circuit.
The controlled circuit 40 comprises a resistor R9 and a control IC3, one end of the resistor R9 is connected to the output end V4 of the hysteresis comparator, and the other end of the resistor R9 is connected to the DEMB end of the control IC 3.
Specifically, the BUCK in the BUCK converter includes a switching tube and a synchronous rectifier, and the control IC3 at least includes 3 terminals: the HO1 end is used for outputting a driving signal of a switching tube of the BUCK circuit; the LO1 end is used for outputting a synchronous rectifier tube driving signal of the BUCK circuit, and the DEMB end is used for accessing a comparison result output by the hysteresis comparison circuit and controlling the LO1 end; in the specific implementation process, the control IC3 is an LM25119 chip.
The HO1 end is connected with a grid electrode of the switching tube and drives the switching tube to be switched on and off; the LO1 end is connected with the grid electrode of the synchronous rectifier tube and drives the BUCK synchronous rectifier tube to be switched on and switched off; the DEMB end has a threshold judgment function, and when the voltage of the DEMB end is less than 2.6V, the signal output of the LO1 end is cut off; and when the DEMB terminal voltage is larger than 2.6V, the signal output of the LO1 terminal is started.
The specific working process of the control circuit is as follows:
the voltage (V2-V1) at two ends of the resistor R1 is amplified by the differential amplifier circuit 20 and outputs a voltage V3, the voltage V3 is used as a control signal of the positive input end of the hysteresis comparator circuit 30, the voltage V3 is divided by the resistor R6 and the resistor R7 to obtain a voltage V2+, the operational amplifier IC2 compares the voltage V2+ with the voltage V2-of the reference signal VREF, and outputs a voltage V4 according to the comparison result of the voltage V2+ and the voltage V2-.
When the output current of the converter is larger than the set value, namely the inductive current is continuous, V2+ of the operational amplifier IC2 is larger than V2-, and the output voltage V41=10V, so that the DEMB terminal voltage of the controlled circuit 40 is larger than 2.6V. At the moment, the BUCK circuit uses a synchronous rectification mode to ensure the loading efficiency of the converter. Fig. 3 is a timing logic diagram of output signals V41, HO1 and LO1 output by the output terminal of the hysteresis comparator, the HO1 terminal of the control IC3 and the LO1 terminal of the control IC 3.
When the output current of the converter is less than the set value, namely the inductance current is interrupted, V2+ of the operational amplifier IC2 is less than V2-, and the output voltage V42=0V, so that the DEMB terminal voltage of the controlled circuit is less than 2.6V. At the moment, the BUCK circuit disables a synchronous rectification mode, only uses body diode freewheeling, and cuts off a path of inductive current reverse excitation by utilizing the characteristic of unidirectional conduction of the diode, thereby effectively preventing the converter from generating a back flow phenomenon to damage and improving the reliability of the whole converter. Fig. 4 is a timing logic diagram of output signals V42, HO1 and LO1 output by the output terminal of the hysteresis comparator, the HO1 terminal of the control IC3 and the LO1 terminal of the control IC 3.
It should be noted that the DEMB terminal of the control IC3 and the corresponding determination threshold size are not limited to the naming and definition in this embodiment, and other control ICs having the control terminal of the synchronous rectification driving signal output terminal and the corresponding different determination thresholds should also fall within the protection scope of the claims of the present invention.
The above are only preferred embodiments of the present invention, and those skilled in the art can also change and modify the above embodiments. Therefore, the present invention is not limited to the specific control method disclosed and described above, and some modifications and changes of the present invention should fall within the protection scope of the claims of the present invention. Furthermore, although specific terms are used in the description of the present invention, these terms are for convenience of description only and do not limit the present invention in any way.

Claims (6)

1. The utility model provides a BUCK converter prevent flowing backward control circuit, is applied to the power supply circuit of BUCK control IC, its characterized in that: the control circuit includes: a sampling circuit (10), a differential amplification circuit (20), a hysteresis comparison circuit (30) and a controlled circuit (40);
a first input end of the sampling circuit (10) is used for being connected with a first output end of the converter, a second input end of the sampling circuit is used for being connected with a second output end of the converter, the first output end of the sampling circuit is connected with a first input end of the differential amplification circuit (20), and the second output end of the sampling circuit is connected with a second input end of the differential amplification circuit (20);
the output end of the differential amplification circuit (20) is connected with the first input end of the hysteresis comparison circuit (30);
the second input end of the hysteresis comparison circuit (30) is used for connecting a reference signal, and the output end of the hysteresis comparison circuit is used for being connected with the input end of the controlled circuit (40);
the output end of the controlled circuit (40) is used for being connected with the BUCK circuit;
the sampling circuit (10) is used for sampling the output current of the converter and inputting the formed sampling signal to the differential amplification circuit (20);
the differential amplification circuit (20) is used for amplifying the sampling signal to form a differential amplification signal and inputting the differential amplification signal to a first input end of the hysteresis comparison circuit (30);
the hysteresis comparison circuit (30) is used for comparing the differential amplification signal with a reference signal and inputting a generated comparison result to the controlled circuit (40);
the controlled circuit (40) is used for controlling the BUCK circuit to use the synchronous rectification mode when the comparison result is that the differential amplification signal is larger than the reference signal, or controlling the BUCK circuit to disable the synchronous rectification mode when the comparison result is that the differential amplification signal is smaller than the reference signal.
2. The BUCK converter control circuit according to claim 1, wherein: the controlled circuit (40) comprises a resistor R9 and a control IC3, one end of the resistor R9 is used as the input end of the controlled circuit (40), the other end of the resistor R9 is connected with the DEMB end of the control IC3, and the HO1 end and the LO1 end of the control IC3 are used as the output end of the controlled circuit (40) and are connected with the BUCK circuit.
3. The BUCK converter control circuit according to claim 1, wherein: the sampling circuit (10) comprises: one end of the resistor R1 is used as a first input end and a first output end of the sampling circuit (10) at the same time, the other end of the resistor R1 is used as a second input end and a second output end of the sampling circuit (10) at the same time, the voltage of the first input end is V1, the voltage of the second input end is V2, and V2 is larger than V1.
4. The BUCK converter control circuit according to claim 1, wherein: a differential amplifier circuit (20) is provided with: the circuit comprises a resistor R2, a resistor R3, a resistor R4, a resistor R5 and an operational amplifier IC1; one end of the resistor R2 is used as a first input end of the differential amplification circuit (20), the other end of the resistor R2 is connected with a negative input end of the operational amplifier IC1 and one end of the resistor R3, and the other end of the resistor R3 is connected with an output end of the operational amplifier IC1 and then is used as an output end of the differential amplification circuit (20); one end of the resistor R4 is used as a second input end of the differential amplification circuit (20), and the other end of the resistor R4 is connected with the equidirectional input end of the operational amplifier IC1 and one end of the resistor R5; the other end of the resistor R5 is grounded.
5. The BUCK converter control circuit according to claim 1, wherein: the hysteresis comparison circuit (30) includes: the circuit comprises a resistor R6, a resistor R7, a resistor R8, a diode D1 and an operational amplifier IC2; one end of the resistor R6 is used as a first input end of the hysteresis comparison circuit (30), and the other end of the resistor R6 is connected with the homodromous input end of the operational amplifier IC2, one end of the resistor R7 and one end of the resistor R8; the other end of the resistor R7 is grounded; the other end of the resistor R8 is connected with the anode of the diode D1; the cathode of the diode D1 is connected with the output end of the operational amplifier IC2 and then is used as the output end of the hysteresis comparison circuit (30); the negative input end of the operational amplifier IC2 is used as the second input end of the hysteresis comparison circuit (30) and is used for connecting a reference signal.
6. A backflow prevention control circuit of a BUCK converter is applied to a power circuit of a BUCK control IC and is characterized in that: the control circuit includes: a sampling circuit (10), a differential amplification circuit (20), a hysteresis comparison circuit (30) and a controlled circuit (40); the sampling circuit (10) comprises: a resistor R1; a differential amplifier circuit (20) is provided with: the circuit comprises a resistor R2, a resistor R3, a resistor R4, a resistor R5 and an operational amplifier IC1; the hysteresis comparison circuit (30) comprises: the circuit comprises a resistor R6, a resistor R7, a resistor R8, a diode D1 and an operational amplifier IC2; the controlled circuit (40) comprises a resistor R9 and a control IC3; one end of the resistor R1 is connected with one end of the resistor R2 and then is used for being connected with a first output end of the converter, and the other end of the resistor R1 is connected with one end of the resistor R4 and then is used for being connected with a second output end of the converter; the other end of the resistor R2 is connected with the negative input end of the operational amplifier IC1 and one end of the resistor R3, and the other end of the resistor R3 is connected with the output end of the operational amplifier IC1 and one end of the resistor R6; the other end of the resistor R4 is connected with the positive input end of the operational amplifier IC1 and one end of the resistor R5; the other end of the resistor R6 is connected with the homodromous input end of the operational amplifier IC2, one end of the resistor R7 and one end of the resistor R8; the other end of the resistor R7 is grounded; the other end of the resistor R8 is connected with the anode of the diode D1; the cathode of the diode D1 is connected with the output end of the operational amplifier IC2 and one end of the resistor R9; the negative input end of the operational amplifier IC2 is used as the second input end of the hysteresis comparison circuit (30) and is used for connecting a reference signal; the other end of the resistor R9 is connected with the DEMB end of the control IC3, and the HO1 end and the LO1 end of the control IC3 are used for being connected with the BUCK circuit; the other end of the resistor R5 and the other end of the resistor R7 are grounded.
CN202221845196.0U 2022-07-18 2022-07-18 Backflow prevention control circuit of BUCK converter Active CN218850394U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202221845196.0U CN218850394U (en) 2022-07-18 2022-07-18 Backflow prevention control circuit of BUCK converter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202221845196.0U CN218850394U (en) 2022-07-18 2022-07-18 Backflow prevention control circuit of BUCK converter

Publications (1)

Publication Number Publication Date
CN218850394U true CN218850394U (en) 2023-04-11

Family

ID=87303217

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202221845196.0U Active CN218850394U (en) 2022-07-18 2022-07-18 Backflow prevention control circuit of BUCK converter

Country Status (1)

Country Link
CN (1) CN218850394U (en)

Similar Documents

Publication Publication Date Title
CN202094794U (en) Bootstrap driving and controlling circuit of gate pole
CN102364852B (en) Single switching tube high-grain converter based on coupling inductance voltage-multiplying unit
CN104767379A (en) Buck direct-current converter
CN103780065A (en) Soft turn-off power supply converter
CN201352323Y (en) High-efficient synchronous rectification depressurization-type voltage stabilizer
CN218850394U (en) Backflow prevention control circuit of BUCK converter
CN203554287U (en) Bipolar power supply circuit and solar power charge and discharge controller
CN203590562U (en) LED switch constant current driving circuit
CN209881671U (en) Single-inductor double-Boost bridgeless PFC converter
CN209896911U (en) DC-DC converter for fuel cell
CN101719723B (en) Power supply device for realizing instant heavy current under current-limiting condition
CN103595240A (en) Device and method for reducing boosting amplitude of Boost type PFC converter
CN203827177U (en) A voltage step-down type conversion circuit and an electronic device
CN216751537U (en) Direct circuit applied to buck converter
CN113872437B (en) Pulse load power supply and voltage hysteresis control method thereof
CN215268072U (en) High-efficient step-down switch converting circuit
CN101702577A (en) Transient response speed lifting method and device of switching converter thereof
CN110768215B (en) Output overvoltage protection control circuit of switching power supply and control method thereof
CN210578259U (en) Switching power supply control circuit
CN217427993U (en) Control circuit for reducing power supply no-load power consumption
CN210111852U (en) Switching power supply voltage-reducing and voltage-boosting conversion circuit
CN104348389B (en) Wind power generation controller
CN203608082U (en) Device for reducing boost amplitude of Boost type PFC converter
CN2323511Y (en) Speed-regulating and protection arrangement for fractional horsepower DC motor
CN201789421U (en) Single-phase soft switching high-gain boost converter for distributed photovoltaic power generation

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant