CN216699812U - Suppression circuit, IGBT driver and system - Google Patents
Suppression circuit, IGBT driver and system Download PDFInfo
- Publication number
- CN216699812U CN216699812U CN202122519551.7U CN202122519551U CN216699812U CN 216699812 U CN216699812 U CN 216699812U CN 202122519551 U CN202122519551 U CN 202122519551U CN 216699812 U CN216699812 U CN 216699812U
- Authority
- CN
- China
- Prior art keywords
- igbt
- circuit
- electrically connected
- suppression circuit
- switch tube
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000001629 suppression Effects 0.000 title claims abstract description 127
- 238000005070 sampling Methods 0.000 claims abstract description 63
- 230000005669 field effect Effects 0.000 claims description 5
- 239000004065 semiconductor Substances 0.000 claims description 5
- 238000010586 diagram Methods 0.000 description 19
- 238000000034 method Methods 0.000 description 10
- 230000000694 effects Effects 0.000 description 9
- 230000001960 triggered effect Effects 0.000 description 8
- 238000001514 detection method Methods 0.000 description 4
- 230000010354 integration Effects 0.000 description 4
- 229910044991 metal oxide Inorganic materials 0.000 description 4
- 150000004706 metal oxides Chemical class 0.000 description 4
- 230000035945 sensitivity Effects 0.000 description 3
- 230000007423 decrease Effects 0.000 description 2
- 230000001052 transient effect Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Landscapes
- Electronic Switches (AREA)
- Power Conversion In General (AREA)
Abstract
Description
技术领域technical field
本申请涉及高压功率集成电路领域,尤其涉及一种抑制电路,IGBT驱动器及系统。The present application relates to the field of high-voltage power integrated circuits, and in particular, to a suppression circuit, an IGBT driver and a system.
背景技术Background technique
随着电动汽车的发展,对车载绝缘栅双极型晶体管(Insulated Gate BipolarTransistor,IGBT)器件/芯片的性能和安全要求越来越高,在IGBT芯片内部集成电流传感器的方法被大量应用于车载领域,以实现更快、更安全的短路保护功能。然而该短路保护功能受限于器件(即IGBT芯片)特性,在器件关断瞬态会产生转移电流。该转移电流会抬升采样电压而导致短路保护功能被误触发,造成整体停机运行。With the development of electric vehicles, the performance and safety requirements of automotive Insulated Gate Bipolar Transistor (IGBT) devices/chips are getting higher and higher, and the method of integrating current sensors in IGBT chips is widely used in automotive field. , for faster and safer short-circuit protection. However, the short-circuit protection function is limited by the characteristics of the device (ie, the IGBT chip), and a diverted current will be generated during the turn-off transient of the device. The transfer current will increase the sampling voltage and cause the short-circuit protection function to be falsely triggered, resulting in the overall shutdown.
实用新型内容Utility model content
有鉴于此,本申请提供一种抑制电路,IGBT驱动器及系统。其中,抑制电路的功能可靠,布局简单,且可有效防止短路误触发。In view of this, the present application provides a suppression circuit, an IGBT driver and a system. Among them, the function of the suppression circuit is reliable, the layout is simple, and the short-circuit false triggering can be effectively prevented.
第一方面,本申请实施例提供一种抑制电路,电连接至IGBT芯片。IGBT芯片包括IGBT及电流传感器。IGBT的栅极用以接收栅极驱动信号。IGBT的集电极用以接收电源电流。IGBT的发射极接地,电流传感器的第一端电连接至IGBT的栅极。电流传感器的第二端电连接至IGBT的集电极。电流传感器的第三端通过采样电阻电连接至IGBT的发射极。电流传感器的第三端还电连接至短路保护电路的采样端。电流传感器的第三端用以采集流过IGBT的电流,并将采集到的电流转换为采样电压输出至短路保护电路的采样端。短路保护电路的参考端用以接收参考电压。抑制电路包括输入端,输出端,接地端,反相电路及开关管。输入端用以接收栅极驱动信号。输出端电连接至短路保护电路的采样端。接地端接地,反相电路的一端电连接至输入端,开关管的第一端电连接至反相电路的另一端。开关管的第二端电连接至输出端,开关管的第三端接地,开关管导通时的饱和压降低于参考电压。In a first aspect, an embodiment of the present application provides a suppression circuit, which is electrically connected to an IGBT chip. The IGBT chip includes an IGBT and a current sensor. The gate of the IGBT is used to receive the gate driving signal. The collector of the IGBT is used to receive the supply current. The emitter of the IGBT is grounded, and the first terminal of the current sensor is electrically connected to the gate of the IGBT. The second end of the current sensor is electrically connected to the collector of the IGBT. The third terminal of the current sensor is electrically connected to the emitter of the IGBT through the sampling resistor. The third end of the current sensor is also electrically connected to the sampling end of the short-circuit protection circuit. The third end of the current sensor is used to collect the current flowing through the IGBT, and convert the collected current into a sampling voltage and output it to the sampling end of the short-circuit protection circuit. The reference terminal of the short-circuit protection circuit is used for receiving the reference voltage. The suppression circuit includes an input end, an output end, a ground end, an inverting circuit and a switch tube. The input terminal is used for receiving the gate driving signal. The output terminal is electrically connected to the sampling terminal of the short-circuit protection circuit. The grounding end is grounded, one end of the inverting circuit is electrically connected to the input end, and the first end of the switch tube is electrically connected to the other end of the inverting circuit. The second end of the switch tube is electrically connected to the output end, the third end of the switch tube is grounded, and the saturation voltage when the switch tube is turned on is lower than the reference voltage.
显然,本申请的第一方面中,抑制电路的布局简单,功能可靠。抑制电路通过输入端接收栅极驱动信号,栅极驱动信号与器件(即IGBT芯片)的开、关状态一致。如此,当IGBT芯片关断时,抑制电路将开始工作,并使得开关管导通,导通的开关管将采样电阻两端的采样电压强行拉低到其饱和压降。而由于开关管导通时的饱和压降低于参考电压,因此会使得短路保护电路不工作,即不触发短路保护,从而可有效抑制IGBT芯片在关断过程中转移电流对短路检测的干扰,避免短路误保护,即有效实现防止短路误触发功能。而当IGBT芯片工作时,开关管截止,其对采样电压几乎无影响,如此,短路保护电路可正常工作。再者,通过设置抑制电路,不需要再降低采样电阻,可有效维持采样精度和灵敏度,有效提升性能。另外,通过设置该抑制电路,可减小短路保护电路对器件一致性的依赖,即不需要再对IGBT芯片的工艺进行控制,进而有效增加器件良率,降低成本。Obviously, in the first aspect of the present application, the layout of the suppression circuit is simple and the function is reliable. The suppression circuit receives the gate drive signal through the input terminal, and the gate drive signal is consistent with the on and off states of the device (ie, the IGBT chip). In this way, when the IGBT chip is turned off, the suppression circuit will start to work, and the switch tube will be turned on, and the turned-on switch tube will forcibly pull down the sampling voltage across the sampling resistor to its saturation voltage drop. Since the saturation voltage when the switch is turned on is lower than the reference voltage, the short-circuit protection circuit will not work, that is, the short-circuit protection will not be triggered, which can effectively suppress the interference of the transfer current of the IGBT chip to the short-circuit detection during the turn-off process and avoid short-circuit detection. Short circuit false protection, that is, to effectively realize the function of preventing short circuit false triggering. When the IGBT chip is working, the switch tube is turned off, which has almost no effect on the sampling voltage. In this way, the short-circuit protection circuit can work normally. Furthermore, by setting the suppression circuit, there is no need to reduce the sampling resistance, the sampling accuracy and sensitivity can be effectively maintained, and the performance can be effectively improved. In addition, by arranging the suppression circuit, the dependence of the short-circuit protection circuit on the device consistency can be reduced, that is, it is no longer necessary to control the process of the IGBT chip, thereby effectively increasing the device yield and reducing the cost.
在一种可能的设计中,抑制电路还包括上拉电阻。上拉电阻的一端电连接至开关管的第三端,另一端电连接至电源。显然,该设计中,为了保证抑制电路的控制效果,可设置上拉电阻,且通常使得上拉电阻的阻值远远大于采样电阻的阻值。In one possible design, the suppression circuit also includes pull-up resistors. One end of the pull-up resistor is electrically connected to the third end of the switch tube, and the other end is electrically connected to the power supply. Obviously, in this design, in order to ensure the control effect of the suppression circuit, a pull-up resistor can be set, and usually the resistance of the pull-up resistor is much larger than that of the sampling resistor.
在一种可能的设计中,反相电路包括第一电阻,第二电阻及开关元件。第一电阻的一端电连接至输入端,另一端电连接至开关元件的第一端。开关元件的第二端通过第二电阻电连接至电源。开关元件的第三端接地。显然,该设计中,反相电路可包括简单的元件,其面积小,功耗小,且所用元件适合集成。In one possible design, the inverting circuit includes a first resistor, a second resistor and a switching element. One end of the first resistor is electrically connected to the input end, and the other end is electrically connected to the first end of the switching element. The second end of the switching element is electrically connected to the power source through a second resistor. The third terminal of the switching element is grounded. Obviously, in this design, the inverting circuit can include simple components, which are small in area and low in power consumption, and the components used are suitable for integration.
在一种可能的设计中,反相电路为反相器。显然,该设计中,通过使反相器直接构成反相电路,可进一步简化抑制电路的电路结构。In one possible design, the inverting circuit is an inverter. Obviously, in this design, the circuit structure of the suppression circuit can be further simplified by making the inverter directly form an inverting circuit.
在一种可能的设计中,开关元件为三极管,开关元件的第一端为基极,第二端为集电极,第三端为发射极。或者,开关元件为MOS管,开关元件的第一端为栅极,第二端为漏极,第三端为源极。显然,该设计中,并不对开关元件和/或开关管的类型进行限制。例如,开关元件和/或开关管可以为以下任意一种:三极管或金属氧化物半导体场效应晶体管(MetalOxideSemiconductor Filed Effect Transistor,MOSFET,以下简称MOS管)等。当开关管为MOS管时,具体可以为PMOS管或NMOS管,本申请实施例对此不作具体限定。In a possible design, the switch element is a triode, the first end of the switch element is the base, the second end is the collector, and the third end is the emitter. Alternatively, the switching element is a MOS transistor, the first terminal of the switching element is the gate, the second terminal is the drain, and the third terminal is the source. Obviously, in this design, the types of switching elements and/or switching tubes are not limited. For example, the switch element and/or the switch tube may be any one of the following: a triode or a metal oxide semiconductor field effect transistor (MetalOxideSemiconductor Filed Effect Transistor, MOSFET, hereinafter referred to as a MOS tube) and the like. When the switch tube is a MOS tube, it may specifically be a PMOS tube or an NMOS tube, which is not specifically limited in this embodiment of the present application.
在一种可能的设计中,开关管为三极管,开关管的第一端为基极,第二端为集电极,第三端为发射极。或者,开关管为MOS管,开关管的第一端为栅极,第二端为漏极,第三端为源极。显然,该设计中,并不对开关元件和/或开关管的类型进行限制。例如,开关元件和/或开关管可以为以下任意一种:三极管或金属氧化物半导体场效应晶体管(MetalOxideSemiconductor Filed Effect Transistor,MOSFET,以下简称MOS管)等。当开关管为MOS管时,具体可以为PMOS管或NMOS管,本申请实施例对此不作具体限定。In a possible design, the switch tube is a triode, the first end of the switch tube is the base, the second end is the collector, and the third end is the emitter. Alternatively, the switch tube is a MOS tube, the first end of the switch tube is the gate, the second end is the drain, and the third end is the source. Obviously, in this design, the types of switching elements and/or switching tubes are not limited. For example, the switch element and/or the switch tube may be any one of the following: a triode or a metal oxide semiconductor field effect transistor (MetalOxideSemiconductor Filed Effect Transistor, MOSFET, hereinafter referred to as a MOS tube) and the like. When the switch tube is a MOS tube, it may specifically be a PMOS tube or an NMOS tube, which is not specifically limited in this embodiment of the present application.
在一种可能的设计中,抑制电路设置于IGBT驱动器内,IGBT驱动器用以输出栅极驱动信号。显然,该设计中,由于抑制电路所采用的元件适合集成,因此可集成至IGBT驱动器中。即,可形成集成有抑制电路的IGBT驱动器,有效强化其保护性能,提升芯片产品竞争力。In a possible design, the suppression circuit is arranged in the IGBT driver, and the IGBT driver is used for outputting the gate driving signal. Obviously, in this design, since the components used in the suppression circuit are suitable for integration, they can be integrated into the IGBT driver. That is, an IGBT driver integrated with a suppression circuit can be formed, which can effectively strengthen its protection performance and improve the competitiveness of chip products.
第二方面,本申请实施例提供一种IGBT驱动器,IGBT驱动器包括脉冲宽度调制(pulse width modulation,PWM)模块及短路保护电路。PWM模块用以输出栅极驱动信号至IGBT芯片。短路保护电路电连接IGBT芯片,用以为IGBT芯片提供短路保护功能。IGBT驱动器还包括如第一方面及可能的设计中的抑制电路。抑制电路用以接收栅极驱动信号,抑制电路还电连接至短路保护电路的采样端及所述IGBT芯片。In a second aspect, an embodiment of the present application provides an IGBT driver, where the IGBT driver includes a pulse width modulation (pulse width modulation, PWM) module and a short circuit protection circuit. The PWM module is used to output the gate drive signal to the IGBT chip. The short-circuit protection circuit is electrically connected to the IGBT chip to provide a short-circuit protection function for the IGBT chip. The IGBT driver also includes a suppression circuit as in the first aspect and possible designs. The suppression circuit is used for receiving the gate driving signal, and the suppression circuit is also electrically connected to the sampling end of the short-circuit protection circuit and the IGBT chip.
在一种可能的设计中,抑制电路的输入端电连接至PWM模块,用以接收栅极驱动信号。In a possible design, the input end of the suppression circuit is electrically connected to the PWM module for receiving the gate driving signal.
在一种可能的设计中,IGBT驱动器还包括变压器。抑制电路的输入端通过变压器电连接至控制器,用以接收控制器的控制信号。控制信号通过变压器后输出栅极驱动信号。In one possible design, the IGBT driver also includes a transformer. The input end of the suppression circuit is electrically connected to the controller through a transformer for receiving a control signal of the controller. The gate drive signal is output after the control signal passes through the transformer.
第三方面,本申请实施例提供一种IGBT驱动系统,IGBT驱动系统包括IGBT芯片。IGBT驱动系统还包括IGBT驱动器及如第一方面及可能的设计中的抑制电路。抑制电路电连接至IGBT芯片及IGBT驱动器,IGBT芯片电连接IGBT驱动器。In a third aspect, an embodiment of the present application provides an IGBT driving system, where the IGBT driving system includes an IGBT chip. The IGBT drive system also includes an IGBT driver and a suppression circuit as in the first aspect and possible designs. The suppression circuit is electrically connected to the IGBT chip and the IGBT driver, and the IGBT chip is electrically connected to the IGBT driver.
第四方面,本申请实施例提供另一种IGBT驱动系统,IGBT驱动系统包括IGBT芯片。IGBT驱动系统还包括如第二方面及可能的设计中的IGBT驱动器,IGBT驱动器电连接至IGBT芯片。In a fourth aspect, the embodiments of the present application provide another IGBT driving system, where the IGBT driving system includes an IGBT chip. The IGBT drive system also includes an IGBT driver as in the second aspect and possible designs, the IGBT driver being electrically connected to the IGBT chip.
另外,第二方面至第四方面中任一种可能设计方式所带来的技术效果可参见抑制电路部分相关中不同设计方式所带来的技术效果,此处不再赘述。In addition, for the technical effect brought by any of the possible design methods in the second aspect to the fourth aspect, reference may be made to the technical effect brought by different design methods in the correlation of the suppression circuit part, which will not be repeated here.
附图说明Description of drawings
为了更清楚地说明本申请实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本申请的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动性的前提下,还可根据这些附图获得其他的附图。In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the following briefly introduces the accompanying drawings required for the description of the embodiments or the prior art. Obviously, the drawings in the following description are only These are some embodiments of the present application, and for those of ordinary skill in the art, other drawings can also be obtained from these drawings without any creative effort.
图1为本申请实施例提供的抑制电路的应用示意图;FIG. 1 is a schematic diagram of an application of a suppression circuit provided by an embodiment of the present application;
图2为本申请实施例提供的IGBT芯片的内部结构示意图;2 is a schematic diagram of an internal structure of an IGBT chip provided by an embodiment of the present application;
图3为图2所示IGBT芯片与IGBT驱动器及控制器的电路连接示意图;FIG. 3 is a schematic diagram of the circuit connection between the IGBT chip shown in FIG. 2 and the IGBT driver and the controller;
图4为本申请实施例提供的IGBT芯片与采样电阻的等效电路及电压信号的示意图;4 is a schematic diagram of an equivalent circuit and a voltage signal of an IGBT chip and a sampling resistor provided by an embodiment of the present application;
图5为通过提高电流传感器的栅极开启电压来减小采样电压的示意图;5 is a schematic diagram of reducing the sampling voltage by increasing the gate turn-on voltage of the current sensor;
图6为本申请实施例提供的抑制电路与IGBT芯片、IGBT驱动器及控制器的电路示意图;6 is a schematic circuit diagram of a suppression circuit, an IGBT chip, an IGBT driver and a controller provided by an embodiment of the present application;
图7a至图7e为本申请实施例提供的抑制电路的另一电路示意图;7a to 7e are another schematic circuit diagram of the suppression circuit provided by the embodiment of the application;
图8为本申请实施例提供的IGBT驱动器与IGBT芯片及控制器的电路示意图;8 is a schematic circuit diagram of an IGBT driver, an IGBT chip and a controller provided by an embodiment of the present application;
图9为本申请实施例提供的IGBT驱动器与IGBT芯片及控制器的另一电路示意图;9 is another schematic circuit diagram of an IGBT driver, an IGBT chip and a controller provided by an embodiment of the present application;
图10为本申请实施例提供的IGBT驱动系统的结构示意图;10 is a schematic structural diagram of an IGBT drive system provided by an embodiment of the application;
图11为本申请实施例提供的IGBT驱动系统的另一结构示意图。FIG. 11 is another schematic structural diagram of an IGBT driving system provided by an embodiment of the present application.
主要元件符号说明Description of main component symbols
抑制电路 100、100a、100b、100c、100d、100e、35、35a、501、604
IGBT芯片 200、503、602IGBT chips 200, 503, 602
IGBT驱动器 300、300a、300b、502、601
控制器 400、504、603
IGBT 201
电流传感器 202
栅极引脚 J1Gate pin J1
第一发射极引脚 J2First Emitter Pin J2
第二发射极引脚 J3Second Emitter Pin J3
集电极引脚 J4Collector Pin J4
PWM模块 31
短路保护电路 33Short
第一输入引脚 301
输出引脚 302
反馈引脚 303
接地引脚 304
采样端 331
参考端 332
参考电压 VrefReference voltage Vref
采样电压 VscSampling voltage Vsc
电压信号 VceVoltage signal Vce
输入端 101
输出端 102
接地端 103
第一电阻 R1The first resistor R1
第二电阻 R2Second resistor R2
开关元件 T1、T1aSwitching elements T1, T1a
开关管 T2、T2a、T2dSwitch tube T2, T2a, T2d
上拉电阻 R3Pull-up resistor R3
电源 VccPower Vcc
反相电路 104Inverting
反相器 T3Inverter T3
变压器 36
第二输入引脚 305
电阻 RgResistance Rg
采样电阻 RshuntSampling resistor Rshunt
栅极驱动信号 VGGGate drive signal VGG
IGBT驱动系统 500、600
如下具体实施方式将结合上述附图进一步说明本申请。The following specific embodiments will further illustrate the present application in conjunction with the above drawings.
具体实施方式Detailed ways
应理解,在本申请中除非另有说明,“/”表示或的意思,例如,A/B可以表示A或B。本申请中的“和/或”仅仅是一种描述关联对象的关联关系,表示可以存在三种关系,例如,A和/或B,可以表示:单独存在A,同时存在A和B,单独存在B这三种情况。“至少一个”是指一个或者多个,“多个”是指两个或两个以上。It should be understood that unless otherwise specified in this application, "/" means or means, for example, A/B can mean A or B. In this application, "and/or" is only an association relationship to describe associated objects, indicating that there can be three kinds of relationships, for example, A and/or B, it can mean that A exists alone, A and B exist simultaneously, and there are independent B these three cases. "At least one" means one or more, and "plurality" means two or more.
在本申请中,“示例的”、“在一些实施例中”、“在另一些实施例中”等用于表示作例子、例证或说明。本申请中被描述为“示例”的任何实施例或设计方案不应被解释为比其它实施例或设计方案更优选或更具优势。确切而言,使用示例的一词旨在以具体方式呈现概念。In this application, "exemplary," "in some embodiments," "in other embodiments," and the like are used to mean by way of example, illustration, or illustration. Any embodiment or design described in this application as "exemplary" should not be construed as preferred or advantageous over other embodiments or designs. Rather, the use of the word example is intended to present a concept in a concrete way.
另外,本申请中涉及的“第一”、“第二”等词汇,仅用于区分描述的目的,而不能理解为指示或暗示相对重要性或者隐含指明所指示的技术特征的数量,也不能理解为指示或暗示顺序。In addition, terms such as "first" and "second" involved in this application are only used for the purpose of distinguishing and describing, and should not be interpreted as indicating or implying relative importance or implicitly indicating the quantity of the indicated technical features. Not to be construed as indicating or implying order.
在本申请中,“电连接”应做广义的理解,例如,“电连接”可以指物理上的直接连接,也可以指通过中间媒介实现电学上的连接,即间接连接,例如通过电阻、电感,或其他电子器件实现的连接。In this application, "electrical connection" should be understood in a broad sense, for example, "electrical connection" can refer to a physical direct connection, or an electrical connection through an intermediate medium, that is, an indirect connection, such as through resistance, inductance , or connections made by other electronic devices.
随着电动汽车的发展,对车载绝缘栅双极型晶体管(Insulated Gate BipolarTransistor,IGBT)器件/芯片的性能和安全要求越来越高,在IGBT芯片内部集成电流传感器的方法被大量应用于车载领域,以实现更快、更安全的短路保护功能。然而该短路保护功能受限于器件(即IGBT芯片)特性,在器件关断瞬态会产生转移电流。该转移电流会抬升采样电压而导致短路保护功能被误触发,造成整体停机运行。With the development of electric vehicles, the performance and safety requirements of automotive Insulated Gate Bipolar Transistor (IGBT) devices/chips are getting higher and higher, and the method of integrating current sensors in IGBT chips is widely used in automotive field. , for faster and safer short-circuit protection. However, the short-circuit protection function is limited by the characteristics of the device (ie, the IGBT chip), and a diverted current will be generated during the turn-off transient of the device. The transfer current will increase the sampling voltage and cause the short-circuit protection function to be falsely triggered, resulting in the overall shutdown.
因此,本申请实施例提供一种抑制电路,IGBT驱动器及系统。其中,抑制电路的功能可靠,布局简单,且可有效防止短路保护功能被误触发。Therefore, the embodiments of the present application provide a suppression circuit, an IGBT driver and a system. Among them, the function of the suppression circuit is reliable, the layout is simple, and the short-circuit protection function can be effectively prevented from being triggered by mistake.
为了使本领域技术人员更好地理解本申请实施例提供的技术方案,下面先介绍本申请实施例提供的抑制电路的应用场景。In order to make those skilled in the art better understand the technical solutions provided by the embodiments of the present application, the following first introduces the application scenarios of the suppression circuits provided by the embodiments of the present application.
请参考图1,图1为本申请实施例提供的抑制电路100的应用示意图。抑制电路100电连接至IGBT芯片200及IGBT驱动器300。IGBT芯片200亦与IGBT驱动器300电连接。Please refer to FIG. 1 . FIG. 1 is an application schematic diagram of a
请一并参考图2,图2为IGBT芯片200的内部结构示意图。如图2所示,IGBT芯片200至少包括IGBT201及电流传感器202。电流传感器202集成在IGBT芯片200内部。在一些实施例中,电流传感器202亦为IGBT。也就是说,在一实施例中,IGBT芯片200包括可两个IGBT,其中一个IGBT为主IGBT,其关断与IGBT芯片200的关断保持一致。另外一个IGBT为检测IGBT,用以检测流过主IGBT的电流。可以理解,在本申请实施例中,为了描述方便,以下均以电流传感器202为IGBT为例加以说明。当然,在本申请实施例中,并不对电流传感器202的类型进行限定。Please refer to FIG. 2 together. FIG. 2 is a schematic diagram of the internal structure of the
IGBT201的栅极与电流传感器202的栅极电连接在一起,并电连接至IGBT芯片200的栅极引脚J1,用以接收栅极驱动信号。电流传感器202的发射极与IGBT201的发射极分别电连接至IGBT芯片200的第一发射极引脚J2及第二发射极引脚J3。第一发射极引脚J2用以输出采样电流,第二发射极引脚J3接地。IGBT201的集电极与电流传感器202的集电极电连接在一起,并电连接至IGBT芯片200的集电极引脚J4,用以接收主电流(即电源电流)。The gate of the
请一并参考图3,图3为IGBT芯片200与IGBT驱动器300及控制器400的电路连接示意图。如图3所示,IGBT驱动器300电连接至控制器400。控制器400可以为微控制单元(Microcontroller Unit,MCU),用以输出控制信号至IGBT驱动器300。Please refer to FIG. 3 together. FIG. 3 is a schematic diagram of the circuit connection of the
示例的,IGBT驱动器300为栅极驱动芯片,其内部设置有脉冲宽度调制(pulsewidth modulation,PWM)模块31及短路保护电路33。IGBT驱动器300还至少包括第一输入引脚301,输出引脚302,反馈引脚303及接地引脚304。其中,第一输入引脚301用以电连接至控制器400,并电连接至PWM模块31的输入端,用以接收来自控制器400的控制信号,并输入至PWM模块31。输出引脚302电连接至PWM模块31的输出端,且通过电阻Rg电连接至IGBT芯片200的栅极引脚J1(即IGBT芯片200中IGBT201的栅极与电流传感器202的栅极),用以输出栅极驱动信号VGG至IGBT芯片200。栅极驱动信号VGG用以驱动IGBT芯片200工作。反馈引脚303电连接至短路保护电路33的采样端331,并电连接至IGBT芯片200的第一发射极引脚J2(即电流传感器202的发射极),用以接收来自IGBT芯片200的采样电流或采样电压。短路保护电路33的参考端332用以接收参考电压Vref。接地引脚304接地。Exemplarily, the
可以理解,在本申请实施例中,电流传感器202相当于电流镜,用于检测流过IGBT201的电流,其采样电流的大小与IGBT201的电流成一定比例,例如为1:10000。另外,为了将电流传感器202采样到的电流信号转换为电压信号并进行检测,通常还需要在电流传感器202的发射极(即第一发射极引脚J2)与IGBT201的发射极(即第二发射极引脚J3)之间连接采样电阻Rshunt,如图3所示。如此,采样电阻Rshunt两端的采样电压Vsc可通过反馈引脚303反馈至短路保护电路33,且当采样电压Vsc超过短路保护电路33的保护阈值(例如,1V)时,采样电压Vsc可触发短路保护电路33的短路保护功能。而当采样电压Vsc未超过短路保护电路33的保护阈值(例如,1V)时,由于采样电压Vsc通过反馈引脚303反馈至短路保护电路33,进而短路保护电路33不工作,即不触发短路保护电路33的短路保护功能。It can be understood that, in this embodiment of the present application, the
请一并参考图4,图4为图3所示IGBT芯片200与采样电阻Rshunt的等效电路及电压信号Vce的示意图。其中,当IGBT芯片200处于关断阶段时,其集电极与发射极间的电压信号Vce逐渐上升,电压上升过程中,会通过电流传感器202的结电容Cgc,Cce分别产生转移电流Ice,Igc。其中,转移电流Igc的一部分(例如Igc 1)流向电阻Rg,另一部分(例如Igc2)通过结电容Cge流入采样电阻Rshunt。同样,转移电流Ice也流过采样电阻Rshunt。转移电流与结电容大小和电压上升斜率成正比。如此,转移电流Ice,Igc2将导致采样电阻Rshunt两端的采样电压Vsc超过保护阈值,从而错误地触发短路保护电路33的短路保护功能,造成整体停机运行。Please refer to FIG. 4 together. FIG. 4 is a schematic diagram of the equivalent circuit of the
请一并参考图5,图5为通过提高电流传感器202的栅极开启电压来减小采样电压Vsc的示意图。具体地,通过提高电流传感器202的栅极开启电压Vth,导致电流传感器202比IGBT201先关断,采样电流将早于IGBT201开始下降。当采样电流下降时,对应的采样电阻Rshunt两端的采样电压Vsc也随着下降,从而可减小采样电压Vsc触发保护阈值的概率。Please also refer to FIG. 5 . FIG. 5 is a schematic diagram of reducing the sampling voltage Vsc by increasing the gate turn-on voltage of the
请一并参考图6,图6为本申请实施例提供的抑制电路100与IGBT芯片200,IGBT驱动器300及控制器400的电路示意图。如图6所示,在本申请实施例中,IGBT芯片200与IGBT驱动器300及控制器400的电连接关系与图3类似,具体可参考图3及其相关描述,在此不再赘述。Please refer to FIG. 6 together. FIG. 6 is a schematic circuit diagram of the
如图6所示,抑制电路100包括输入端101,输出端102及接地端103。示例的,抑制电路100的输入端101电连接至IGBT驱动器300的输出引脚302,用以接收来自IGBT驱动器300输出的栅极驱动信号VGG。As shown in FIG. 6 , the
抑制电路100的输出端102电连接至IGBT芯片200的第一发射极引脚J2及IGBT驱动器300的反馈引脚303。抑制电路100的接地端103接地。例如,在其中一些实施例中,抑制电路100的接地端103电连接至IGBT芯片200的第二发射极引脚J3及IGBT驱动器300的接地引脚304,并共同接地。The
在一些实施例中,抑制电路100包括第一电阻R1,第二电阻R2,开关元件T1,开关管T2及上拉电阻R3。In some embodiments, the
可以理解,开关元件和/或开关管的类型可以为以下任意一种:三极管或金属氧化物半导体场效应晶体管(Metal OxideSemiconductor Filed Effect Transistor,MOSFET,以下简称MOS管)等。当开关管为MOS管时,具体可以为PMOS管或NMOS管,本申请实施例对此不作具体限定。It can be understood that the type of switching element and/or switching tube can be any of the following: triode or metal oxide semiconductor field effect transistor (Metal Oxide Semiconductor Field Effect Transistor, MOSFET, hereinafter referred to as MOS tube) and the like. When the switch tube is a MOS tube, it may specifically be a PMOS tube or an NMOS tube, which is not specifically limited in this embodiment of the present application.
如图6所示,在本实施例中,以开关元件T1及开关管T2均为三极管为例进行说明。具体的,开关元件T1的第一端(例如,基极)通过第一电阻R1电连接至输入端101。开关元件T1的第二端(例如,集电极)通过第二电阻R2电连接至电源Vcc。开关元件T1的集电极还电连接至开关管T2的第一端(例如,基极)。开关元件T1的第三端(例如,发射极)与开关管T2的第三端(例如,发射极)电连接在一起,并电连接至接地端103(即接地)。开关管T2的第二端(例如,集电极)通过上拉电阻R3电连接至电源Vcc。开关管T2的集电极还电连接至输出端102,即电连接至IGBT驱动器300的反馈引脚303及IGBT芯片200的第一发射极引脚J2(即电流传感器202的发射极)。As shown in FIG. 6 , in this embodiment, the switching element T1 and the switching transistor T2 are both triodes as an example for description. Specifically, the first terminal (eg, the base) of the switching element T1 is electrically connected to the
可以理解,如图6所示,第一电阻R1,第二电阻R2及开关元件T1构成反相电路104。It can be understood that, as shown in FIG. 6 , the first resistor R1 , the second resistor R2 and the switching element T1 constitute the
下面结合图6详细介绍抑制电路100的工作原理。The working principle of the
当IGBT驱动器300通过输出引脚302输出栅极驱动信号VGG至IGBT芯片200,且栅极驱动信号VGG为低电平时,IGBT芯片200进入关断状态,抑制电路100通过输入端101接收栅极驱动信号VGG,并开始工作。此时,开关元件T1截止,开关管T2开启。由于抑制电路100的输出端102及接地端103分别电连接至IGBT芯片200的第一发射极引脚J2及第二发射极引脚J3,且第一发射极引脚J2及第二发射极引脚J3之间连接有采样电阻Rshunt。如此,当开关管T2开启时,采样电阻Rshunt两端的采样电压Vsc被强行拉低到开关管T2的饱和压降,并通过反馈引脚303输出至短路保护电路33的采样端331。When the
可以理解,在本申请实施例中,可将开关管T2的饱和压降设置为低于短路保护电路33的保护阈值(即参考电压Vref)之下。例如,在一些实施例中,短路保护电路33的保护阈值设置为1V,开关管T2的饱和压降设置为0.1V。如此,当采样电阻Rshunt两端的采样电压Vsc被强行拉低到开关管T2的饱和压降时,由于开关管T2的饱和压降低于短路保护电路33的保护阈值,进而使得短路保护电路33不工作,即不触发短路保护,从而消除短路保护功能被误触发的问题。It can be understood that, in the embodiment of the present application, the saturation voltage drop of the switch tube T2 can be set to be lower than the protection threshold (ie, the reference voltage Vref) of the short-
当IGBT驱动器300通过输出引脚302输出栅极驱动信号VGG至IGBT芯片200,且栅极驱动信号VGG为高电平时,抑制电路100中的开关元件T1导通,开关管T2截止。也就是说,当栅极驱动信号VGG为高电平时,其对采样电压Vsc几乎无影响,如此,短路保护电路33正常工作。When the
可以理解,在本申请实施例中,为了保证抑制电路100的控制效果,通常使得上拉电阻R3的阻值远远大于采样电阻Rshunt的阻值。即,R3>>Rshunt。It can be understood that, in this embodiment of the present application, in order to ensure the control effect of the
显然,在本申请实施例中,PWM模块31输出的栅极驱动信号为PWM信号。如此,可通过使用PWM信号作为抑制电路100的使能输入,且该PWM信号与器件(即IGBT芯片200)的开、关状态一致。其中,当IGBT芯片200进入关闭(turn-off)模式/状态时,PWM信号使能抑制电路100,进而屏蔽短路保护电路33的短路保护功能。当IGBT芯片200进入开启(turn-on)模式/状态时,PWM信号关闭抑制电路100,短路保护电路33正常工作。Obviously, in this embodiment of the present application, the gate driving signal output by the
可以理解,在本申请实施例中,通常负压或0V电压才能使能抑制电路100。例如,当栅极驱动信号VGG为低电平时才能使能抑制电路100,其二阶软关断功能不受影响。It can be understood that, in this embodiment of the present application, the
可以理解,在本申请实施例中,并不对抑制电路100的具体结构进行限定。例如,请一并参考图7a至图7e,为抑制电路的另外几种示例。示例的,如图7a所示,抑制电路100a的电路结构与图6所示抑制电路100的电路结构类似,其区别在于,抑制电路100a中的开关元件T1a及开关管T2a为MOS管。It can be understood that, in the embodiments of the present application, the specific structure of the
示例的,如图7b所示,抑制电路100b的电路结构与图7a所示抑制电路100a的电路结构类似,其区别在于,抑制电路100b中未设置上拉电阻R3。即抑制电路100b省略上拉电阻R3,以进一步简化电路,抑制电路100b中开关管T2a的漏极直接连接至输出端102。For example, as shown in FIG. 7b, the circuit structure of the
示例的,如图7c所示,抑制电路100c的电路结构与图6所示抑制电路100的电路结构类似,其区别在于,图6所示抑制电路100中由开关元件T1,第一电阻R1及第二电阻R2构成的反相电路104直接由反相器T3替代。即,如图7c所示,抑制电路100c包括反相器T3,开关管T2及上拉电阻R3。其中,反相器T3的一端电连接至输入端101。反相器T3的另一端电连接至开关管T2的基极。7c, the circuit structure of the
示例的,如图7d所示,抑制电路100d的电路结构与图7c所示抑制电路100c的电路结构类似,其区别在于,抑制电路100d中的开关管T2d为MOS管。For example, as shown in FIG. 7d , the circuit structure of the
示例的,如图7e所示,抑制电路100e的电路结构与图7d所示抑制电路100d的电路结构类似,其区别在于,抑制电路100e中未设置上拉电阻R3。即抑制电路100e省略上拉电阻R3,抑制电路100e中的开关管T2d的漏极直接连接至输出端102。For example, as shown in FIG. 7e, the circuit structure of the
可以理解,请再次参考图6,如上所述,抑制电路与IGBT驱动器独立设置,当然,在其他实施例中,并不对抑制电路与IGBT驱动器的关系进行限定。例如,由于抑制电路均采用电阻,三极管/MOS管,反相器等元件,其面积小,功耗小,即,其所用元件适合集成。因此,在一些实施例中,抑制电路也可直接设置于IGBT驱动器内,IGBT驱动器构成集成有抑制电路的芯片。It can be understood that, referring to FIG. 6 again, as described above, the suppression circuit and the IGBT driver are provided independently. Of course, in other embodiments, the relationship between the suppression circuit and the IGBT driver is not limited. For example, since the suppression circuits all use resistors, triodes/MOS tubes, inverters and other components, the area is small and the power consumption is low, that is, the components used are suitable for integration. Therefore, in some embodiments, the suppression circuit can also be directly disposed in the IGBT driver, and the IGBT driver constitutes a chip integrated with the suppression circuit.
示例的,请一并参考图8,在一种情况下,本申请实施例还提供一种IGBT驱动器300a。IGBT驱动器300a包括PWM模块31,短路保护电路33及抑制电路35。PWM模块31,短路保护电路33及抑制电路35均设置于IGBT驱动器300a内。即,IGBT驱动器300a集成有抑制电路35。For example, please refer to FIG. 8 together. In one case, the embodiment of the present application further provides an
抑制电路35可以为上述所述的抑制电路100,100a-100e,具体可参图6,图7a至图7e及其相关描述,在此不再赘述。抑制电路35的输入端101电连接至PWM模块31的输出端。PWM模块31的输出端还电连接至IGBT驱动器300a的输出引脚302,用以输出栅极驱动信号VGG。抑制电路35的输出端102电连接至短路保护电路33的采样端331。短路保护电路33的采样端331还电连接至IGBT驱动器300a的反馈引脚303。抑制电路35的接地端103电连接至接地引脚304。The suppressing
可以理解,当抑制电路35工作时,仅需将IGBT驱动器300a的第一输入引脚301电连接至控制器400,将IGBT驱动器300a的输出引脚302通过电阻Rg电连接至IGBT芯片200的栅极引脚J1,将IGBT驱动器300a的反馈引脚303电连接至IGBT芯片200的第一发射极引脚J2,将IGBT驱动器300a的接地引脚304接地即可,其具体工作原理可参考图6及其相关描述,在此不再赘述。It can be understood that when the
又示例的,如图9所示,在另一种情况下,本申请实施例还提供一种IGBT驱动器300b。IGBT驱动器300b包括PWM模块31,短路保护电路33及抑制电路35a。PWM模块31,短路保护电路33及抑制电路35a均设置于IGBT驱动器300b内。即,IGBT驱动器300b集成有抑制电路35a。As another example, as shown in FIG. 9 , in another case, the embodiment of the present application further provides an
可以理解,IGBT驱动器300b还包括第二输入引脚305及变压器36。变压器36设置于IGBT驱动器300b内,且电连接至第二输入引脚305。第二输入引脚305亦用以与控制器400电连接,以接收控制器400的控制信号。It can be understood that the
抑制电路35a可以为上述所述的抑制电路100,100a-100e,具体可参图6,图7a至图7e及其相关描述,在此不再赘述。抑制电路35a的输入端101通过变压器36电连接至第二输入引脚305。抑制电路35b的输出端102电连接至短路保护电路33的采样端331。短路保护电路33的采样端331还电连接至IGBT驱动器300b的反馈引脚303。抑制电路35b的接地端103电连接至IGBT驱动器300b的接地引脚304。The suppressing
可以理解,当抑制电路35a工作时,仅需将IGBT驱动器300b的第一输入引脚301及第二输入引脚305均电连接至控制器400,将IGBT驱动器300b的输出引脚302通过电阻Rg电连接至IGBT芯片200的栅极引脚J1,将IGBT驱动器300b的反馈引脚303电连接至IGBT芯片200的第一发射极引脚J2,将IGBT驱动器300b的接地引脚304接地即可,其具体工作原理可参考图6及其相关描述,在此不再赘述。It can be understood that when the
可以理解,在本申请实施例中,控制器400输出的控制信号与栅极驱动信号VGG相同,例如均为低电平或高电平。It can be understood that, in this embodiment of the present application, the control signal output by the
显然,本申请实施例通过设置抑制电路,可结合IGBT驱动器及IGBT芯片来有效抑制IGBT驱动器内的短路保护功能被误触发。再者,通过设置抑制电路,无需再为了防止短路保护功能被误触发而被迫降低采样电阻Rshunt的阻值,可以有效提高系统性能,例如提高信号采样精度和灵敏度。另外,抑制电路的设置使得无需对IGBT芯片的工艺进行控制,无需增加工艺环节,即可在系统应用层面实现,功能可靠,成本低。上述抑制电路还可以直接集成至IGBT驱动器内部,进而有效提高产品竞争力。Obviously, by setting the suppression circuit in the embodiment of the present application, the IGBT driver and the IGBT chip can be combined to effectively suppress the false triggering of the short-circuit protection function in the IGBT driver. Furthermore, by setting the suppression circuit, it is no longer necessary to reduce the resistance value of the sampling resistor Rshunt in order to prevent the short-circuit protection function from being triggered by mistake, which can effectively improve the system performance, for example, improve the signal sampling accuracy and sensitivity. In addition, the setting of the suppression circuit makes it unnecessary to control the process of the IGBT chip, and it can be realized at the system application level without adding a process link, with reliable function and low cost. The above suppression circuit can also be directly integrated into the IGBT driver, thereby effectively improving product competitiveness.
综上,上述抑制电路至少具有以下有益效果:To sum up, the above suppression circuit has at least the following beneficial effects:
(1)可抑制IGBT芯片在关断过程中转移电流对短路检测的干扰,避免短路误保护,即有效实现防止短路误触发功能。(1) It can suppress the interference of the transfer current of the IGBT chip to the short-circuit detection during the turn-off process, and avoid short-circuit false protection, that is, the function of preventing short-circuit false triggering can be effectively realized.
(2)允许增大采样电阻,以提高短路采样精度和灵敏度,有效提升性能。(2) It is allowed to increase the sampling resistance to improve the short-circuit sampling accuracy and sensitivity and effectively improve the performance.
(3)减小短路保护电路对器件一致性的依赖,增加器件良率,降低成本。(3) The dependence of the short-circuit protection circuit on the device consistency is reduced, the device yield is increased, and the cost is reduced.
(4)抑制电路所采用的元件适合集成,可集成至IGBT驱动器中。即,可形成集成有抑制电路的IGBT驱动器,有效强化其保护性能,提升芯片产品竞争力。(4) The components used in the suppression circuit are suitable for integration and can be integrated into the IGBT driver. That is, an IGBT driver integrated with a suppression circuit can be formed, which can effectively strengthen its protection performance and improve the competitiveness of chip products.
可以理解,基于以上实施例提供的抑制电路,IGBT驱动器及IGBT芯片,本申请实施例还提供一种IGBT驱动系统,下面结合附图具体说明。It can be understood that, based on the suppression circuit, the IGBT driver and the IGBT chip provided in the above embodiments, the embodiment of the present application further provides an IGBT driving system, which will be described in detail below with reference to the accompanying drawings.
参见图10,图10为本申请实施例提供的一种IGBT驱动系统500的模块示意图。IGBT驱动系统500包括抑制电路501,IGBT驱动器502,IGBT芯片503及控制器504。其中,控制器504电连接IGBT驱动器502。抑制电路501与IGBT驱动器502独立设置,且电连接IGBT驱动器502及IGBT芯片503。IGBT芯片503电连接至IGBT驱动器502。Referring to FIG. 10 , FIG. 10 is a schematic block diagram of an
可以理解,抑制电路501可以为上述所述的抑制电路100,100a-100e,具体可参图6,图7a至图7e及其相关描述,在此不再赘述。控制器504,IGBT驱动器502及IGBT芯片503为上述所述的控制器400,IGBT驱动器300及IGBT芯片200,具体可参见图6及其相关描述,本申请实施例在此不再赘述。It can be understood that the
参考图11,图11为本申请实施例提供的另一种IGBT驱动系统600的模块示意图。IGBT驱动系统600包括IGBT驱动器601,IGBT芯片602及控制器603。其中,IGBT驱动器601电连接IGBT芯片602及控制器603。IGBT驱动器601包括抑制电路604。即,IGBT驱动器601集成有抑制电路604。Referring to FIG. 11 , FIG. 11 is a schematic block diagram of another
可以理解,抑制电路604可以为上述所述的抑制电路100,100a-100e,具体可参图6,图7a至图7e及其相关描述,在此不再赘述。控制器603,IGBT驱动器601及IGBT芯片602可以为上述所述的控制器400,IGBT驱动器300a,300b及IGBT芯片200,具体可参见图8,图9及其相关描述,本申请实施例在此不再赘述。It can be understood that the suppressing
应理解,本申请的各实施方式可以任意进行组合,例如可以单独使用,也可以相互结合使用,以实现不同的技术效果,对此不作限定。It should be understood that the various embodiments of the present application may be arbitrarily combined, for example, may be used alone or in combination with each other to achieve different technical effects, which are not limited.
以上内容,仅为本申请的具体实施方式,但本申请的保护范围并不局限于此,任何在本申请揭露的技术范围内的变化或替换,都应涵盖在本申请的保护范围之内。因此,本申请的保护范围应以所述权利要求的保护范围为准。The above contents are only specific embodiments of the present application, but the protection scope of the present application is not limited thereto, and any changes or substitutions within the technical scope disclosed in the present application should be covered within the protection scope of the present application. Therefore, the protection scope of the present application shall be subject to the protection scope of the claims.
Claims (12)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202122519551.7U CN216699812U (en) | 2021-10-19 | 2021-10-19 | Suppression circuit, IGBT driver and system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202122519551.7U CN216699812U (en) | 2021-10-19 | 2021-10-19 | Suppression circuit, IGBT driver and system |
Publications (1)
Publication Number | Publication Date |
---|---|
CN216699812U true CN216699812U (en) | 2022-06-07 |
Family
ID=81829748
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202122519551.7U Active CN216699812U (en) | 2021-10-19 | 2021-10-19 | Suppression circuit, IGBT driver and system |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN216699812U (en) |
-
2021
- 2021-10-19 CN CN202122519551.7U patent/CN216699812U/en active Active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8537515B2 (en) | Driving circuit and semiconductor device with the driving circuit | |
TWI600263B (en) | Power converter,short circuit protection circuit and control method | |
CN102646962B (en) | An over-temperature protection circuit for power devices | |
CN109375087B (en) | Protection circuit and method for detecting IGBT short-circuit fault at high speed | |
US20150171852A1 (en) | Gate driver circuit | |
CN104348338A (en) | Semiconductor element module and gate drive circuit | |
JP2016059036A (en) | Circuit, system and method for short circuit protection | |
US20180287600A1 (en) | Output circuit | |
CN105187047A (en) | Ultra-high-voltage level shifting circuit for IGBT (Insulated Gate Bipolar Translator) driving chip | |
CN110011521A (en) | Driving circuit, driving chip and its driving method | |
JP2010130557A (en) | Gate driving device | |
CN106953627B (en) | Grid driving circuit of power device | |
JPH0964707A (en) | Semiconductor output circuit device | |
US7705638B2 (en) | Switching control circuit with reduced dead time | |
JP2017073872A (en) | Charge pump circuit | |
CN216699812U (en) | Suppression circuit, IGBT driver and system | |
CN103825434B (en) | A kind of IGBT drive circuit | |
JPH08162931A (en) | Switching device | |
JP2002076880A (en) | Drive circuit | |
US20050229120A1 (en) | High speed transient immune differential level shifting device | |
CN115765693B (en) | Protection duration control circuit and chip | |
CN117981224A (en) | Semiconductor device and overcurrent protection device | |
CN112455366B (en) | Automobile combination instrument control circuit capable of detecting high-side load open circuit | |
CN210111962U (en) | A ladder drive circuit | |
JP5928417B2 (en) | Semiconductor element module and gate drive circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant |