CN210835670U - Input port expansion circuit with output port multiplexing function - Google Patents
Input port expansion circuit with output port multiplexing function Download PDFInfo
- Publication number
- CN210835670U CN210835670U CN201922111941.3U CN201922111941U CN210835670U CN 210835670 U CN210835670 U CN 210835670U CN 201922111941 U CN201922111941 U CN 201922111941U CN 210835670 U CN210835670 U CN 210835670U
- Authority
- CN
- China
- Prior art keywords
- pin
- node
- chip
- circuit
- lpc2378
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
The utility model relates to a digital signal input/output technical field, concretely relates to take input port expander circuit of delivery outlet multiplexing function, including reset circuit, clock input circuit and emitting diode circuit, still include main control chip and programmable logic ware, the main control chip is the LPC2378 chip of the NXP company of ARM7 nuclear, the programmable logic ware is the EPM7256AETC chip of ATREA company; the LPC2378 chip can divide input and output signals into a plurality of groups according to 8 signals through different address signals, and read or output the signals, thereby ensuring that the circuit is simple and convenient to realize, ensuring that the circuit has low cost and reliable functions, being beneficial to the miniaturization design of a system, and reducing the possibility that the circuit is interfered by the outside.
Description
Technical Field
The utility model relates to a digital signal input/output technical field, concretely relates to take input port expander circuit of delivery outlet multiplexing function.
Background
At present, various analog signal acquisition and control signal output devices need to input and output a plurality of digital signals, and based on the consideration of the unification, the hardware cost, the utilization efficiency of internal resources of a single chip microcomputer, the universality and the portability of software of a development platform, a main control chip of the devices, namely an input port with an output port multiplexing function on the single chip Microcomputer (MCU), is not large in number, and one I/O port only provides one path of input or output control signals.
There are two conventional methods for solving the above problems: one is to replace a singlechip with more I/O ports, but the hardware cost is increased, the inconvenient and quick property of device management and production is increased, the development platform is complicated, and the software universality and transportability are reduced;
another solution is to expand the number of IO ports by adding a large number of discrete peripheral circuits, and the more complex the external circuit is, the more susceptible it is to external interference, and the same the cost increases.
Disclosure of Invention
The utility model aims at providing a take delivery outlet multiplexing function's input port expander circuit to the not enough that prior art corresponds, when guaranteeing that the circuit is simple, be convenient for realize, make circuit low cost, function reliable.
The utility model aims at adopting the following scheme to realize: an input port expansion circuit with an output port multiplexing function comprises a reset circuit, a clock input circuit, a light emitting diode circuit, a main control chip and a programmable logic device, wherein connection nodes of data lines of the main control chip and the programmable logic device are respectively a first node, a second node, a third node, a fourth node, a fifth node, a sixth node, a seventh node and an eighth node; the connection nodes of the address lines of the main control chip and the programmable logic device are respectively a ninth node, a tenth node, an eleventh node and a twelfth node;
the main control chip is an LPC2378 chip of an NXP company with an ARM7 core, and the programmable logic device is an EPM7256AETC chip of an ATREA company;
a 137 th pin, a 140 th pin, a 144 th pin, a 2 nd pin, a 9 th pin, a 12 th pin, a 16 th pin and a 19 th pin of the LPC2378 chip are electrically connected with a 5 th pin, a 6 th pin, a 7 th pin, an 8 th pin, a 9 th pin, a 10 th pin, an 11 th pin and a 14 th pin of the EPM7256AETC chip, respectively, and are used for connecting a first node, a second node, a third node, a fourth node, a fifth node, a sixth node, a seventh node and an eighth node, respectively;
a 46 th pin, a 47 th pin, a 49 th pin and a 50 th pin of the LPC2378 chip are electrically connected with a 131 th pin, a 132 th pin, a 133 th pin and a 134 th pin of the EPM7256AETC chip respectively and are used for connecting a ninth node, a tenth node, an eleventh node and a twelfth node respectively;
the 56 th pin of the LPC2378 chip is electrically connected with the 140 th pin of the EPM7256AETC chip and used for reading signals;
and the 57 th pin of the LPC2378 chip is electrically connected with the 141 th pin of the EPM7256AETC chip and is used for writing signals.
The clock input circuit comprises a first capacitor C1, a second capacitor C2, a crystal oscillator XTAL1 and a first resistor R82, one end of the crystal oscillator XTAL1, one end of the first capacitor C1 and one end of the first resistor R82 are connected to a 31 th pin of the LPC2378 chip, the other end of the crystal oscillator XTAL1, the other end of the second capacitor C2 and the other end of the first resistor R82 are connected to a 33 th pin of the LPC2378 chip, and the other end of the first capacitor C1 and one end of the second capacitor C2 are grounded in parallel.
The reset circuit comprises a MAX823T chip, a third capacitor C19 and a reset key K1, wherein the 24 th pin of the LPC2378 chip is connected with the 1 st pin of the MAX823T chip, the 2 nd pin of the MAX823T chip is connected with one end of the reset key K1 and grounded, the other end of the reset key K1 is electrically connected with the 3 rd pin of the MAX823T chip, the 5 th pin of the MAX823T chip is connected with one end of the third capacitor C19 and connected with a +3.3V direct-current power supply, and the other end of the third capacitor C19 is grounded.
The LED circuit comprises an LED and a second resistor R7, the 28 th pin of the LPC2378 chip is connected with the cathode of the LED, the anode of the LED is connected with one end of a second resistor R7, and the other end of the second resistor R7 is connected with a +3.3V direct-current power supply.
The utility model discloses contain following beneficial effect: the reset circuit comprises a reset circuit, a clock input circuit, a light emitting diode circuit, a main control chip and a programmable logic device, wherein the connection nodes of data lines of the main control chip and the programmable logic device are respectively a first node, a second node, a third node, a fourth node, a fifth node, a sixth node, a seventh node and an eighth node; the connection nodes of the address lines of the main control chip and the programmable logic device are respectively a ninth node, a tenth node, an eleventh node and a twelfth node;
the main control chip is an LPC2378 chip of an NXP company with an ARM7 core, and the programmable logic device is an EPM7256AETC chip of an ATREA company;
a 137 th pin, a 140 th pin, a 144 th pin, a 2 nd pin, a 9 th pin, a 12 th pin, a 16 th pin and a 19 th pin of the LPC2378 chip are electrically connected with a 5 th pin, a 6 th pin, a 7 th pin, an 8 th pin, a 9 th pin, a 10 th pin, an 11 th pin and a 14 th pin of the EPM7256AETC chip, respectively, and are used for connecting a first node, a second node, a third node, a fourth node, a fifth node, a sixth node, a seventh node and an eighth node, respectively;
a 46 th pin, a 47 th pin, a 49 th pin and a 50 th pin of the LPC2378 chip are electrically connected with a 131 th pin, a 132 th pin, a 133 th pin and a 134 th pin of the EPM7256AETC chip respectively and are used for connecting a ninth node, a tenth node, an eleventh node and a twelfth node respectively;
the 56 th pin of the LPC2378 chip is electrically connected with the 140 th pin of the EPM7256AETC chip and used for reading signals;
and the 57 th pin of the LPC2378 chip is electrically connected with the 141 th pin of the EPM7256AETC chip and is used for writing signals.
The clock input circuit comprises a first capacitor C1, a second capacitor C2, a crystal oscillator XTAL1 and a first resistor R82, one end of the crystal oscillator XTAL1, one end of the first capacitor C1 and one end of the first resistor R82 are connected to the 31 st pin of the LPC2378 chip, the other end of the crystal oscillator XTAL1, the other end of the second capacitor C2 and the other end of the first resistor R82 are connected to the 33 th pin of the LPC2378 chip, and the other end of the first capacitor C1 and one end of the second capacitor C2 are grounded in parallel to provide clock input for the single chip microcomputer.
The reset circuit comprises a MAX823T chip, a third capacitor C19 and a reset key K1, wherein the 1 st pin of the MAX823T chip is connected to the 24 th pin of the LPC2378 chip, the 2 nd pin of the MAX823T chip is connected with one end of the reset key K1 and grounded, the other end of the reset key K1 is electrically connected with the 3 rd pin of the MAX823T chip, the 5 th pin of the MAX823T chip is connected with one end of the third capacitor C19 and is connected with a +3.3V direct-current power supply, the other end of the third capacitor C19 is grounded, and when the reset operation is required to be performed on the main control chip, the reset key K1 is pressed down, and the main control chip is restarted.
The LED circuit comprises an LED and a second resistor R7, the 28 th pin of the LPC2378 chip is connected with the cathode of the LED, the anode of the LED is connected with one end of a second resistor R7, and the other end of the second resistor R7 is connected with a +3.3V direct-current power supply, so that the LED emits light for reminding.
The utility model has the advantages of LPC2378 chip can be through different address signal, press 8 digital signal with input/output to be a set of division multiunit, read in or export, do not need a large amount of discrete peripheral circuit to realize the control of signal, the printed board size can be controlled, when guaranteeing that the circuit is simple, be convenient for realize, make circuit low cost, the function is reliable, be favorable to the miniaturized design of system, and reduced the possibility that the circuit received external disturbance.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to these drawings without creative efforts.
Fig. 1 is a functional diagram of an external pin of an LPC2378 chip of the present invention;
fig. 2 is a functional diagram of external pins of the EPM7256AETC chip according to the present invention;
fig. 3 is a schematic diagram of the circuit structure of the present invention.
Detailed Description
Reference will now be made in detail to embodiments of the present invention, examples of which are illustrated in the accompanying drawings, wherein like reference numerals refer to the same or similar elements or elements having the same or similar function throughout. The embodiments described below with reference to the drawings are exemplary and intended to be used for explaining the present invention, and should not be construed as limiting the present invention.
In the description of the present invention, it is to be understood that the terms "length", "width", "upper", "lower", "front", "rear", "left", "right", "vertical", "horizontal", "top", "bottom", "inner", "outer", and the like indicate orientations or positional relationships based on those shown in the drawings, and are merely for convenience of description and simplicity of description, and do not indicate or imply that the device or element being referred to must have a particular orientation, be constructed and operated in a particular orientation, and thus, should not be construed as limiting the present invention. In addition, in the description of the present invention, "a plurality" means two or more unless specifically limited otherwise.
As shown in fig. 1 to 3, an input port expansion circuit with an output port multiplexing function includes a reset circuit, a clock input circuit, a light emitting diode circuit, a main control chip and a programmable logic device, where connection nodes of data lines of the main control chip and the programmable logic device are a first node D0, a second node D1, a third node D2, a fourth node D3, a fifth node D4, a sixth node D5, a seventh node D6, and an eighth node D7, respectively; the connection nodes of the address lines of the main control chip and the programmable logic device are a ninth node OUT _ SEL0, a tenth node OUT _ SEL1, an eleventh node OUT _ SEL2 and a twelfth node OUT _ SEL3 respectively; the addressing mode has higher response speed than direct input and output signal acquisition, improves the real-time response of the system, and has simple and understandable program codes and convenient maintenance.
The main control chip is an LPC2378 chip of an NXP company with an ARM7 core, and the programmable logic device is an EPM7256AETC chip of an ATREA company;
a 137 th pin, a 140 th pin, a 144 th pin, a 2 nd pin, a 9 th pin, a 12 th pin, a 16 th pin and a 19 th pin of the LPC2378 chip are electrically connected to a 5 th pin, a 6 th pin, a 7 th pin, an 8 th pin, a 9 th pin, a 10 th pin, an 11 th pin and a 14 th pin of the EPM7256AETC chip, respectively, for connecting a first node D0, a second node D1, a third node D2, a fourth node D3, a fifth node D4, a sixth node D5, a seventh node D6 and an eighth node D7, respectively;
the 46 th pin, the 47 th pin, the 49 th pin and the 50 th pin of the LPC2378 chip are electrically connected with the 131 th pin, the 132 th pin, the 133 th pin and the 134 th pin of the EPM7256AETC chip respectively, and are used for connecting a ninth node OUT _ SEL0, a tenth node OUT _ SEL1, an eleventh node OUT _ SEL2 and a twelfth node OUT _ SEL3 respectively;
the 56 th pin of the LPC2378 chip is electrically connected with the 140 th pin of the EPM7256AETC chip and used for reading signals;
and the 57 th pin of the LPC2378 chip is electrically connected with the 141 th pin of the EPM7256AETC chip and is used for writing signals.
The clock input circuit comprises a first capacitor C1, a second capacitor C2, a crystal oscillator XTAL1 and a first resistor R82, one end of the crystal oscillator XTAL1, one end of the first capacitor C1 and one end of the first resistor R82 are connected to the 31 st pin of the LPC2378 chip, the other end of the crystal oscillator XTAL1, the other end of the second capacitor C2 and the other end of the first resistor R82 are connected to the 33 th pin of the LPC2378 chip, and the other end of the first capacitor C1 and one end of the second capacitor C2 are grounded in parallel to provide clock input for the single chip microcomputer.
Reset circuit includes MAX823T chip, third electric capacity C19 and reset button K1, the 1 st pin of MAX823T chip is connected to LPC2378 chip's 24 th pin, the 2 nd pin of MAX823T chip is connected and ground connection with reset button K1's one end, and reset button K1's the other end is connected with MAX823T chip's 3 rd pin electricity, MAX823T chip's 5 th pin is connected and is inserted +3.3V DC power supply with third electric capacity C19's one end, and third electric capacity C19's the other end ground connection, when needs to carry out reset operation to the main control chip, singlechip LPC2378 chip promptly, press reset button K1, LPC2378 chip restarts.
The light emitting diode circuit comprises a Light Emitting Diode (LED) and a second resistor R7, the 28 th pin of the LPC2378 chip is connected with the cathode of the LED, the anode of the LED is connected with one end of a second resistor R7, and the other end of the second resistor R7 is connected with a +3.3V direct-current power supply, so that the LED emits light for reminding.
In this embodiment, an external +3.3V dc power supply is a main control chip, that is, a single chip microcomputer LPC2378 chip supplies power, and the input and output latches of digital signals are realized by an EPM7256AETC chip, so that not only can a chip with the model of 74244 be used to control the input and output directions of the signals, but also the LPC2378 chip can select different latches through address lines, so that different numbers of latches and input and output ports can be configured, and the configuration is very flexible, and specific circuits can be changed according to the actual needs of the project.
The above only be the utility model discloses a preferred embodiment to be not used for the restriction the utility model discloses, technical personnel in the field are not deviating from the utility model discloses a under the prerequisite of spirit, right the utility model discloses the change of going on all falls into the utility model discloses a protection scope.
Claims (4)
1. The utility model provides a take input port expander circuit of multiplexing function of delivery outlet, includes reset circuit, clock input circuit and emitting diode circuit, its characterized in that: the data line connection nodes of the main control chip and the programmable logic device are respectively a first node (D0), a second node (D1), a third node (D2), a fourth node (D3), a fifth node (D4), a sixth node (D5), a seventh node (D6) and an eighth node (D7); the connection nodes of the address lines of the main control chip and the programmable logic device are respectively a ninth node (OUT _ SEL 0), a tenth node (OUT _ SEL 1), an eleventh node (OUT _ SEL 2) and a twelfth node (OUT _ SEL 3);
the main control chip is an LPC2378 chip of an NXP company with an ARM7 core, and the programmable logic device is an EPM7256AETC chip of an ATREA company;
a 137 th pin, a 140 th pin, a 144 th pin, a 2 nd pin, a 9 th pin, a 12 th pin, a 16 th pin and a 19 th pin of the LPC2378 chip are electrically connected to a 5 th pin, a 6 th pin, a 7 th pin, an 8 th pin, a 9 th pin, a 10 th pin, an 11 th pin and a 14 th pin of the EPM7256AETC chip, respectively, for connecting a first node (D0), a second node (D1), a third node (D2), a fourth node (D3), a fifth node (D4), a sixth node (D5), a seventh node (D6) and an eighth node (D7), respectively;
the 46 th pin, the 47 th pin, the 49 th pin and the 50 th pin of the LPC2378 chip are electrically connected with the 131 th pin, the 132 th pin, the 133 th pin and the 134 th pin of the EPM7256AETC chip respectively, and are used for connecting a ninth node (OUT _ SEL 0), a tenth node (OUT _ SEL 1), an eleventh node (OUT _ SEL 2) and a twelfth node (OUT _ SEL 3) respectively;
the 56 th pin of the LPC2378 chip is electrically connected with the 140 th pin of the EPM7256AETC chip and used for reading signals;
and the 57 th pin of the LPC2378 chip is electrically connected with the 141 th pin of the EPM7256AETC chip and is used for writing signals.
2. An ingress expansion circuit with egress multiplexing functionality according to claim 1 wherein: the clock input circuit comprises a first capacitor C1, a second capacitor C2, a crystal oscillator XTAL1 and a first resistor R82, one end of the crystal oscillator XTAL1, one end of the first capacitor C1 and one end of the first resistor R82 are connected to a 31 th pin of the LPC2378 chip, the other end of the crystal oscillator XTAL1, the other end of the second capacitor C2 and the other end of the first resistor R82 are connected to a 33 th pin of the LPC2378 chip, and the other end of the first capacitor C1 and one end of the second capacitor C2 are grounded in parallel.
3. An ingress expansion circuit with egress multiplexing functionality according to claim 1 wherein: the reset circuit comprises a MAX823T chip, a third capacitor C19 and a reset key K1, wherein the 24 th pin of the LPC2378 chip is connected with the 1 st pin of the MAX823T chip, the 2 nd pin of the MAX823T chip is connected with one end of the reset key K1 and grounded, the other end of the reset key K1 is electrically connected with the 3 rd pin of the MAX823T chip, the 5 th pin of the MAX823T chip is connected with one end of the third capacitor C19 and connected with a +3.3V direct-current power supply, and the other end of the third capacitor C19 is grounded.
4. An ingress expansion circuit with egress multiplexing functionality according to claim 1 wherein: the LED circuit comprises a Light Emitting Diode (LED) and a second resistor R7, wherein the 28 th pin of the LPC2378 chip is connected with the cathode of the LED, the anode of the LED is connected with one end of a second resistor R7, and the other end of the second resistor R7 is connected with a +3.3V direct-current power supply.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201922111941.3U CN210835670U (en) | 2019-11-30 | 2019-11-30 | Input port expansion circuit with output port multiplexing function |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201922111941.3U CN210835670U (en) | 2019-11-30 | 2019-11-30 | Input port expansion circuit with output port multiplexing function |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN210835670U true CN210835670U (en) | 2020-06-23 |
Family
ID=71277695
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201922111941.3U Expired - Fee Related CN210835670U (en) | 2019-11-30 | 2019-11-30 | Input port expansion circuit with output port multiplexing function |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN210835670U (en) |
-
2019
- 2019-11-30 CN CN201922111941.3U patent/CN210835670U/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105515673B (en) | A kind of optical-fibre channel node card | |
| CN208188815U (en) | BMC module system | |
| CN103471656A (en) | Device and method for achieving sensor multilevel cascade connection | |
| CN111142630A (en) | Processor board card | |
| US11841821B1 (en) | Server management framework and server | |
| CN210835670U (en) | Input port expansion circuit with output port multiplexing function | |
| CN212112481U (en) | Circuit structure of prototype verification platform | |
| CN110764458A (en) | Input port expansion circuit system with output port multiplexing function | |
| CN107329417B (en) | Microcontroller and input/output pin mapping circuit thereof | |
| CN210867753U (en) | ARM-based edge computing gateway module | |
| CN210534558U (en) | Multifunctional development board | |
| CN205883718U (en) | MIPI uses high -speed circuit board | |
| CN211908911U (en) | FPGA image processing development board | |
| CN107818675A (en) | Power information acquisition system and the micro- work(radio communication devices of NB IOT | |
| CN207503215U (en) | A kind of Multi-serial port integrating device | |
| CN210351132U (en) | CTX type bidirectional transmitting channel assembly | |
| CN207302035U (en) | It is a kind of to support the MINI-PCIE interfaces of multiple module and the computer main board comprising the interface | |
| CN207689841U (en) | Customer terminal equipment for network system time synchronization | |
| CN113158612A (en) | Circuit structure of prototype verification platform | |
| CN102521958B (en) | B type LXI multifunctional data acquisition instrument | |
| CN104915313A (en) | FMC board card for realizing level transformation by using FPGA (field programmable gate array) | |
| CN218450561U (en) | WiFi6 module supporting USB3.0 | |
| CN201184970Y (en) | Embedded board for acquiring data of watercraft engine compartment | |
| CN100405252C (en) | Conversion circuit of clock signal | |
| CN100595715C (en) | Signal processing circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20200623 Termination date: 20201130 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |