CN208538864U - Gallium nitride transistor - Google Patents

Gallium nitride transistor Download PDF

Info

Publication number
CN208538864U
CN208538864U CN201821240867.4U CN201821240867U CN208538864U CN 208538864 U CN208538864 U CN 208538864U CN 201821240867 U CN201821240867 U CN 201821240867U CN 208538864 U CN208538864 U CN 208538864U
Authority
CN
China
Prior art keywords
layer
gallium nitride
doped layer
nitride transistor
doped
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn - After Issue
Application number
CN201821240867.4U
Other languages
Chinese (zh)
Inventor
闻永祥
贾利芳
逯永建
李东昇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hangzhou Silan Integrated Circuit Co Ltd
Original Assignee
Hangzhou Silan Integrated Circuit Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hangzhou Silan Integrated Circuit Co Ltd filed Critical Hangzhou Silan Integrated Circuit Co Ltd
Priority to CN201821240867.4U priority Critical patent/CN208538864U/en
Application granted granted Critical
Publication of CN208538864U publication Critical patent/CN208538864U/en
Withdrawn - After Issue legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

This application discloses a kind of gallium nitride transistors.The gallium nitride transistor includes: substrate;Gallium nitride layer is located on the substrate;Barrier layer is located on the gallium nitride layer;At least one second composite laminate is located on the barrier layer;And gate electrode, source electrode and drain electrode, on the barrier layer, and the gate electrode is between the source electrode and the drain electrode, wherein, at least one described second composite laminate includes the second doped layer stacked and the second insert layer, the first part of the drain electrode contacts with the second doped layer described at least one, and the second part of the drain electrode is contacted with the barrier layer.The second composite laminate in the gallium nitride transistor keeps gallium nitride layer in the conductive state, and it is efficiently injected into hole in off state, captured electronics is discharged, transistor dynamic on resistance is inhibited to increase, the stability for increasing dynamic electric resistor, improves the reliability of gallium nitride transistor.

Description

Gallium nitride transistor
Technical field
This disclosure relates to semiconductor field, more particularly, to a kind of gallium nitride transistor.
Background technique
Compared with the semiconductor materials such as silicon, GaAs, semiconductor material with wide forbidden band gallium nitride (GaN) has bigger forbidden band Width (3.4eV), stronger critical breakdown strength and higher electron transfer rate, have obtained the wide of domestic and international researchers General concern has big advantage and potentiality in terms of power electronic power device and high-frequency power device.As the third generation The Typical Representative of wide bandgap semiconductor, gallium nitride material not only have forbidden bandwidth is big, critical breakdown electric field is high, electronics saturation drift The features such as moving big speed, high temperature resistant, good anti-radiation and chemical stability, simultaneously because the polarity effect of gallium nitride material, it can To be formed with materials such as aluminum gallium nitrides there is high concentration (to be greater than 1013cm-2) and high mobility (be greater than 2000cm2/ Vs) two dimension Electron gas (2DEG), is very suitable to prepare device for power switching, becomes the research hotspot of current power devices field.
Gallium nitride monocrystal substrate is more difficult to get at present, and most gallium nitride films are different by carrying out on other substrates Matter extension is realized.Common substrate includes silicon, sapphire and silicon carbide etc..Since there are biggish between gallium nitride and substrate Lattice adaptation and heat adaptation, the defect concentration of usual gallium nitride epitaxial materials 3 to 4 orders of magnitude higher than silicon materials.Furthermore In order to realize high-breakdown-voltage, carbon, iron or magnesium doping are carried out in high resistant nitride layer.Due to disadvantages described above and impurity energy shape At trap level under high back voltage, trap level can capture electronics.When device is again turned on, conducting resistance increases, shadow The Stability and dependability of Chinese percussion instrument part.In response to this problem, mechanism proposes a kind of gallium nitride based transistor of compound drain electrode structure: Hole injection region is accessed in drain electrode one end, suppression device conducting resistance increases.But on the one hand the structure manufacturing method due to It needs using extension is carried out again after accurate etching barrier layer, technique controlling difficulty is big, at high cost.On the other hand the structure is due to PN There are biggish leakage currents between knot, cause device grid leakage current larger, and presently, there are a great problem.
Utility model content
In view of this, solving gallium nitride transistor in the prior art present disclose provides a kind of gallium nitride transistor The larger problem of leakage current and dynamic on resistance instability problem.
Gallium nitride transistor provided by the utility model includes: substrate;Gallium nitride layer is located on the substrate;Barrier layer, On the gallium nitride layer;At least one second composite laminate is located on the barrier layer;And gate electrode, source electrode electricity Pole and drain electrode are located on the barrier layer, and the gate electrode is located at the source electrode and the drain electrode Between, wherein at least one described second composite laminate includes the second doped layer stacked and the second insert layer, the drain electrode electricity The first part of pole is in contact with each other with the second doped layer described at least one, the second part of the drain electrode and the potential barrier Layer contact.
Preferably, the gallium nitride transistor includes second composite laminate, and second insert layer is located at institute It states between the second doped layer and the barrier layer.
Preferably, the gallium nitride transistor includes multiple second composite laminates, the multiple second composite laminate It stacks gradually, in second composite laminate adjacent with the barrier layer, second insert layer is located at described second and mixes Between diamicton and the barrier layer, in two adjacent second composite laminates, second doped layer of one of them It is contacted with another second insert layer.
Preferably, further includes: at least one first composite laminate, be located at the barrier layer on, it is described at least one first Composite laminate includes the first doped layer and the first insert layer of stacking, the gate electrode and at least one described first doped layer It is in contact with each other.
Preferably, the gallium nitride transistor includes first composite laminate, and first insert layer is located at institute It states between the first doped layer and the barrier layer.
Preferably, the gallium nitride transistor includes multiple first composite laminates, the multiple first composite laminate It stacks gradually, in first composite laminate adjacent with the barrier layer, first insert layer is located at described first and mixes Between diamicton and the barrier layer, in two adjacent first composite laminates, first doped layer of one of them It is contacted with another first insert layer.
Preferably, second doped layer is as hole injection region.
Preferably, first doped layer and second doped layer are respectively doped nitride, first insert layer It is respectively dielectric material with second insert layer.
Preferably, the dopant distribution in first doped layer and second doped layer be component fix, component gradually Any one of change and component mutation.
Preferably, first doped layer includes p-type dopant.
Preferably, first doped layer includes selected from any one of magnesium, calcium, beryllium zinc, carbon or combination.
Preferably, second doped layer includes p-type dopant and/or n-type dopant.
Preferably, second doped layer include any one of selected from magnesium, calcium, beryllium zinc, carbon or combination, and/or Selected from any one of silicon, oxygen or combinations thereof.
Preferably, the dopant of second doped layer is selected from the p-type dopant, wherein first composite laminate It is formed in same manufacturing step with second composite laminate.
Preferably, the doping type of second doped layer and/or doping concentration are set as being located at second doped layer Channel in the gallium nitride layer of lower section is in the conductive state under zero-bias, and the second doped layer described in reverse blocking state is to institute State the Channeling implantation hole in gallium nitride layer.
Preferably, the gate electrode and first doped layer form Ohmic contact or Schottky contacts.
Preferably, the source electrode and the drain electrode and the gallium nitride layer form Ohmic contact.
Preferably, further includes: nucleating layer is located on the substrate;And buffer layer, it is located at the nucleating layer and the nitrogen Change between gallium layer.
Preferably, the forbidden bandwidth of the barrier layer is greater than the forbidden bandwidth of the gallium nitride layer.
Preferably, there are two-dimensional electron gas between the gallium nitride and the barrier layer.
It is multiple by be arranged between gate electrode and barrier layer first according to the gallium nitride transistor of the embodiment of the present disclosure It closes lamination and reduces grid leakage current;By the way that the second composite laminate, drain electrode and the is added in drain electrode one end close to grid Two composite laminates are in contact with each other, and contact with barrier layer, when the first composite laminate and the second composite laminate are walked in the same technique It is easy to operate when being made under rapid, save production cost.Meanwhile second composite laminate is as hole injection layer, passes through modulation the The doping type and/or doping concentration of two doped layers realize under zero bias pressure condition that gallium nitride layer is in the conductive state, and are cutting Only state is efficiently injected into hole, discharges captured electronics, and gallium nitride transistor dynamic on resistance is inhibited to increase, and increases dynamic The stability of resistance improves the Stability and dependability of gallium nitride transistor.
Detailed description of the invention
In order to illustrate more clearly of the technical solution of the embodiment of the present disclosure, simple be situated between will be made to the attached drawing of embodiment below It continues, it should be apparent that, the attached drawing in description below only relates to some embodiments of the present disclosure, rather than the limitation to the disclosure.
Fig. 1 shows the structural schematic diagram of the gallium nitride transistor of the embodiment of the present disclosure.
Fig. 2 shows the flow diagrams of the manufacture gallium nitride transistor of the embodiment of the present disclosure.
Fig. 3 shows the specific of the first composite laminate of formation and the second composite laminate that gallium nitride transistor is manufactured in Fig. 2 The schematic diagram of step.
Fig. 4 to Fig. 7 shows side cross-sectional view when embodiment of the present disclosure manufacture gallium nitride transistor.
Specific embodiment
To keep the above objects, features, and advantages of the disclosure more obvious and easy to understand, with reference to the accompanying drawing to the disclosure Specific embodiment be described in detail.Elaborate in the de-scription many details in order to fully understand the disclosure, but It is that the disclosure can also be implemented using other than the one described here other way, those skilled in the art can not disobey Similar popularization is done in the case where back disclosure intension, therefore the disclosure is not limited by the specific embodiments disclosed below.Secondly, Disclosure combination schematic diagram is described in detail, when the embodiment of the present disclosure is described in detail, for purposes of illustration only, indicating cuing open for device architecture Face figure can disobey general proportion and make partial enlargement, and the schematic diagram is example, should not limit disclosure protection herein Range.In addition, the three-dimensional space of length, width and depth should be included in actually manufacture.
Fig. 1 shows the structural schematic diagram of the gallium nitride transistor of the embodiment of the present disclosure.
As shown in Figure 1, the gallium nitride transistor of the embodiment of the present disclosure include: substrate 101, nucleating layer 102, buffer layer 103, Gallium nitride layer 104, barrier layer 105, at least one first composite laminate 210, at least one second composite laminate 220, grid electricity Pole 301, source electrode 302 and drain electrode 303.Wherein, the first composite laminate 210 includes: the first doped layer 211 of stacking With the first insert layer 212, the second composite laminate 220 includes: the second doped layer 221 and the second insert layer 222 of stacking.Gallium nitride There are two-dimensional electron gas between layer 104 and barrier layer 105.
Nucleating layer 102 is located on substrate 101.Buffer layer 103 is located on nucleating layer 102.Gallium nitride layer 104 is located at buffer layer On 103.Barrier layer 105 is located on gallium nitride layer 104, wherein the forbidden bandwidth of barrier layer 105 is greater than the taboo of gallium nitride layer 104 Bandwidth.
First composite laminate 210 is located on barrier layer 105, and further, the first insert layer 212 is located at the first doped layer Between 211 and barrier layer 105, the first doped layer 211 is doped nitride, and the first insert layer 212 is dielectric material, further Ground, the dopant distribution in the first doped layer 211 be component fix, any one of content gradually variational and component mutation, first mixes Diamicton 211 includes any p-type dopant in magnesium, calcium, beryllium zinc, carbon or combination.In some preferred embodiments, First insert layer 212 is between at least two first doped layers 211.
Second composite laminate 220 is located on barrier layer 105, and further, the second doped layer 221 is used as hole injection region, Second doped layer 221 is doped nitride, and the second insert layer 222 is dielectric material.Further, in the second doped layer 221 Dopant distribution be component fix, any one of content gradually variational and component mutation.Second doped layer 221 include selected from magnesium, calcium, Any p-type dopant in beryllium zinc, carbon or combination, and/or any n-type doping in silicon, oxygen or combinations thereof Agent.The doping type and doping concentration of second doped layer 221 are set as being located at the gallium nitride layer 104 of 221 lower section of the second doped layer In channel it is in the conductive state under zero-bias, in ditch of the second doped layer of reverse blocking state 221 into gallium nitride layer 104 Road injects hole.In some preferred embodiments, the second insert layer 222 is between at least two second doped layers 221.
Gate electrode 301 is located on the first composite laminate 210, and source electrode 302 is located on barrier layer 105, drain electrode 303 are located on the second composite laminate 220 and barrier layer 105.Further, gate electrode 301 is located at source electrode 302 and drain electrode Between electrode 303, gate electrode 301 is in contact with each other with the first doped layer 211, gate electrode 301 and the formation of the first doped layer 211 Ohmic contact or Schottky contacts, source electrode 302 and drain electrode 303 pass through rapid thermal annealing (rapid thermal Annealing, RTA) and the formation Ohmic contact of gallium nitride layer 104, the first part 303a and the second doped layer of drain electrode 303 221 are in contact with each other, and then make drain electrode 303 and the second doped layer 221 formation Ohmic contact, and second of drain electrode 303 303b is divided to contact with barrier layer 105.
Fig. 2 shows the flow diagrams of the manufacture gallium nitride transistor of the embodiment of the present disclosure.
In step S01, nucleating layer is formed on the substrate.As shown in figure 4, having after substrate 101 is cleaned up by metal Chemical machine vapour deposition process (Metal Organic Chemical Vapor Deposition, MOCVD) or molecular beam epitaxy (Molecular Beam Epitaxy, MBE) or other methods grow nucleating layer 102 on substrate 101.Wherein, substrate 101 Material may include silicon, silicon carbide or sapphire etc., and the material of nucleating layer 102 may include gallium nitride or aluminium nitride etc..
In step S02, buffer layer is formed on nucleating layer.As shown in figure 4, the grown buffer layer 103 on nucleating layer 102, Wherein, the material of buffer layer 103 may include the semi-insulating high resistant gallium nitride of carbon auto-dope.
In step S03, gallium nitride layer is formed on the buffer layer.As shown in figure 4, the growing gallium nitride layer on buffer layer 103 104, wherein the material of gallium nitride layer 104 may include the gallium nitride of the unintentional doping of high mobility.
In step S04, barrier layer is formed on that gallium nitride layer.As shown in figure 4, growing barrier layer on gallium nitride layer 104 105, wherein there are two-dimensional electron gas between gallium nitride layer 104 and barrier layer 105, the forbidden bandwidth of barrier layer 105 is greater than nitrogen Change the forbidden bandwidth of gallium layer 104, the material of barrier layer 105 may include aluminum gallium nitride, indium gallium aluminium of the aluminium component 5% to 30% Nitrogen, aluminum nitride and other nitride.
In step S05, the first composite laminate and the second composite laminate are formed on barrier layer.As shown in figure 3, can pass through Step S051 to S054 forms the first composite laminate and the second composite laminate on barrier layer, as shown in fig. 6, the first composite laminate 210 include the first doped layer 211 stacked and the first insert layer 212, and the second composite laminate 220 includes the second doped layer stacked 221 and second insert layer 222, wherein the second doped layer 221 is used as hole injection region, the first composite laminate 210 and second compound Lamination 220 is formed simultaneously on barrier layer 105, i.e. the first doped layer 211 and the second doped layer 221, the first insert layer 212 and Two insert layers 222 are formed in identical step respectively.Further, the step of forming the first composite laminate 210 includes: in gesture The first insert layer 212 is formed in barrier layer 105, and the first doped layer 211 is formed in the first insert layer 212.In some preferred implementations Example in, formed the first composite laminate 210 the step of include: to form the first insert layer between at least two first doped layers 211 212.The step of forming the second composite laminate 220 includes: that the second insert layer 222 is formed on barrier layer 105, in the second insert layer The second doped layer 221 is formed on 222.In some preferred embodiments, the step of forming the second composite laminate 220 includes: extremely The second insert layer 222 is formed between few two the second doped layers 221.Preferably, first composite laminate is answered with described second Conjunction is stacked in same manufacturing step and is formed.
Further, the first doped layer 211 and the second doped layer 221 are respectively doped nitride, 212 He of the first insert layer Second insert layer 222 is respectively dielectric material.Dopant distribution in first doped layer 211 and the second doped layer 221 is component Any one of fixed, content gradually variational and component mutation.Further, distinguish in the first doped layer 211 and the second doped layer 221 Incorporation includes that any p-type dopant in magnesium, calcium, beryllium zinc, carbon or combination is mixed in the second doped layer 221 later Enter including any p-type dopant in magnesium, calcium, beryllium zinc, carbon or combination, and/or in silicon, oxygen or combinations thereof Any n-type dopant.The doping type and doping concentration of second doped layer 221 are set as being located under the second doped layer 221 Channel in the gallium nitride layer 104 of side is in the conductive state under zero-bias, in the second doped layer of reverse blocking state 221 to nitrogen Change the Channeling implantation hole in gallium layer 104.Preferably, when the first composite laminate and second composite laminate are walked in same manufacture When being formed in rapid, it includes selected from magnesium, calcium, beryllium zinc, carbon or combining that the first doped layer and the second doped layer mixs respectively Any p-type dopant.
Step S051 to S054 is described in detail below in conjunction with Fig. 5 A to Fig. 6.
Insert layer is formed on step S051, barrier layer.As shown in Figure 5A, one layer is formed on doping potential barrier layer 105 to insert Enter layer 202, the material of insert layer 202 includes aluminium nitride or silicon nitride etc..
In step S052, doped layer is formed in insert layer.As shown in Figure 5A, one layer of doping is formed in insert layer 202 Layer 201, wherein doped layer 201 includes: the binary such as indium, gallium, aluminium or polynary component is fixed, gradual change, mutation p-type nitridation Object.In some preferred embodiments, the impurity of p-type nitride includes: magnesium, calcium, beryllium zinc, carbon or combination.
As shown in Figure 5 B, in second embodiment of the present disclosure, on barrier layer 105, twice insertion layer is formed overlappingly 202 with doped layer 201.As shown in Figure 5 C, it in third embodiment of the present disclosure, is formed on barrier layer 105 repeatedly overlappingly Insert layer 202 and doped layer 201.Specifically, in second composite laminate adjacent with the barrier layer, described second is inserted Enter layer between second doped layer and the barrier layer, in two adjacent second composite laminates, wherein it One second doped layer is contacted with another second insert layer;In addition, adjacent with the barrier layer described first In composite laminate, first insert layer is between first doped layer and the barrier layer, described in adjacent two In first composite laminate, first doped layer of one of them is contacted with another first insert layer.Wherein, second, In 3rd embodiment, the thickness of every layer of insert layer 202 can be individually designed.
In step S053, the first composite laminate and the second composite laminate are formed.As shown in fig. 6, to doped layer 201 and insertion Layer 202 carries out gluings, photoetching, etches, removes photoresist, and forms the first composite laminate 210 and second composite laminate 220, so that The part of the surface of barrier layer 105 is exposed.
In step S054, the doping concentration of the second doped layer is adjusted.Specifically, as shown in fig. 6, the second doped layer 221 is Hole injection region, by secondary doping adjust the second doped layer 221 doping concentration, such as with by injection silicon, oxygen or its Combination carries out n-type doping, can also carry out injection magnesium, calcium, beryllium zinc, carbon or combination and carry out p-type doping, finally guarantee zero bias Pressure keeps the two-dimensional electron gas formed in gallium nitride layer 104 in the conductive state, and in reverse blocking state, the second doped layer 221 can be injected hole, so that captured electronics discharges, increase the stability of device dynamic conducting resistance.In the reality of substitution It applies in mode, the method for adjustment of doping concentration can also be replaced to realize by etching thinned method.
In step S06, source electrode is formed on barrier layer.As shown in fig. 7, source metal is deposited on barrier layer 105, Source metal contact area is opened by gluing, photoetching, source electrode 302 is formed on barrier layer 105 using electron beam evaporation. Wherein, the material of source metal includes titanium, aluminium, nickel, gold, silver, platinum, tungsten, copper, tantalum, molybdenum, titanium tungsten, titanium nitride or its alloy group It closes, and makes to form Ohmic contact between source electrode 302 and gallium nitride layer 104 by annealing.
In step S07, gate electrode is formed on the first composite laminate.As shown in fig. 7, being deposited on the first composite laminate Gate metal, by gluing, photoetching open gate metal contact region, using electron beam evaporation on the first doped layer 211 shape At gate electrode 301.Gate electrode 301 is in contact with each other with the first doped layer 211.Wherein, the material of gate metal include titanium, Aluminium, nickel, gold, silver, platinum, tungsten, copper, tantalum, molybdenum, titanium tungsten, titanium nitride or its alloy combination, gate electrode 301 and the first doped layer Ohmic contact or Schottky contacts are formed by high annealing between 211.
In step S08, drain electrode is formed on barrier layer and the second composite laminate and gate electrode 301 is made to be located at source electrode Between electrode 302 and drain electrode 303.As shown in fig. 7, the drain on part barrier layer 105 and the second composite laminate 220 Metal opens drain metal contacts region by gluing, photoetching, using electron beam evaporation or sputters at the second doped layer 221 With compound drain electrode 303 is formed on barrier layer 105, drain electrode 303 is in contact with each other with the second doped layer 221, wherein drain electrode The material of metal includes titanium, aluminium, nickel, gold, silver, platinum, tungsten, copper, tantalum, molybdenum, titanium tungsten, titanium nitride or its alloy combination, drain electrode electricity Ohmic contact is formed by annealing between pole 303 and gallium nitride layer 104, is passed through between drain electrode 303 and the second doped layer 221 High annealing forms Ohmic contact or Schottky contacts.
According to the open gallium nitride transistor for applying example of this hair, it is compound folded that first is accompanied between gate electrode and barrier layer Layer, the first composite laminate include the first doped layer stacked and the first insert layer.First insert layer is for example made of dielectric material, Can be used as the first doped layer etching cutoff layer can effectively reduce grid leakage current again.
In a preferred embodiment, which further includes the second composite laminate on the barrier layer, and second Composite laminate includes the second doped layer stacked and the second insert layer.Second insert layer is for example made of dielectric material.Drain electrode electricity Pole is in contact with each other with the second doped layer.Second doped layer is as hole injection layer, by the doping class for modulating the second doped layer The method that type and/or doping concentration or etching are thinned, realizes under zero-bias, keeps gallium nitride layer in the conductive state and ending State can be efficiently injected into hole, discharge captured electronics, and gallium nitride transistor dynamic on resistance is inhibited to increase, and increase dynamic The stability of state resistance improves the Stability and dependability of gallium nitride transistor.
It should be noted that herein, relational terms such as first and second and the like are used merely to a reality Body or operation are distinguished with another entity or operation, are deposited without necessarily requiring or implying between these entities or operation In any actual relationship or order or sequence.Moreover, the terms "include", "comprise" or its any other variant are intended to Non-exclusive inclusion, so that the process, method, article or equipment including a series of elements is not only wanted including those Element, but also including other elements that are not explicitly listed, or further include for this process, method, article or equipment Intrinsic element.In the absence of more restrictions, the element limited by sentence "including a ...", it is not excluded that There is also other identical elements in process, method, article or equipment including the element.
It is as described above according to embodiment of the disclosure, these embodiments details all there is no detailed descriptionthe, also not Limiting the disclosure is only the specific embodiment.Obviously, as described above, can make many modifications and variations.This explanation These embodiments are chosen and specifically described to book, is the principle and practical application in order to preferably explain the disclosure, thus belonging to making Technical field technical staff can be used using the disclosure and the modification on the basis of disclosure well.The disclosure is only by right The limitation of claim and its full scope and equivalent.

Claims (20)

1. a kind of gallium nitride transistor, comprising:
Substrate;
Gallium nitride layer is located on the substrate;
Barrier layer is located on the gallium nitride layer;
At least one second composite laminate is located on the barrier layer;And
Gate electrode, source electrode and drain electrode are located on the barrier layer, and the gate electrode is located at the source electrode Between electrode and the drain electrode,
Wherein, at least one described second composite laminate includes the second doped layer stacked and the second insert layer, the drain electrode electricity The first part of pole contacts with the second doped layer described at least one, and the second part of the drain electrode connects with the barrier layer Touching.
2. gallium nitride transistor according to claim 1, wherein the gallium nitride transistor includes one described second multiple Lamination is closed, second insert layer is between second doped layer and the barrier layer.
3. gallium nitride transistor according to claim 1, wherein the gallium nitride transistor includes multiple described second multiple Lamination is closed, the multiple second composite laminate stacks gradually,
In second composite laminate adjacent with the barrier layer, second insert layer be located at second doped layer and Between the barrier layer,
In two adjacent second composite laminates, second doped layer of one of them and another second insertion Layer contact.
4. gallium nitride transistor according to claim 1, wherein further include: at least one first composite laminate is located at institute It states on barrier layer, at least one described first composite laminate includes the first doped layer stacked and the first insert layer, the grid Electrode is in contact with each other with the first doped layer described at least one.
5. gallium nitride transistor according to claim 4, wherein the gallium nitride transistor includes one described first multiple Lamination is closed, first insert layer is between first doped layer and the barrier layer.
6. gallium nitride transistor according to claim 4, wherein the gallium nitride transistor includes multiple described first multiple Lamination is closed, the multiple first composite laminate stacks gradually,
In first composite laminate adjacent with the barrier layer, first insert layer be located at first doped layer and Between the barrier layer,
In two adjacent first composite laminates, first doped layer of one of them and another first insertion Layer contact.
7. gallium nitride transistor according to claim 1, wherein second doped layer is as hole injection region.
8. gallium nitride transistor according to claim 4, wherein first doped layer and second doped layer difference For doped nitride, first insert layer and second insert layer are respectively dielectric material.
9. gallium nitride transistor according to claim 8, wherein in first doped layer and second doped layer Dopant distribution be component fix, any one of content gradually variational and component mutation.
10. gallium nitride transistor according to claim 8, wherein first doped layer includes p-type dopant.
11. gallium nitride transistor according to claim 10, wherein first doped layer includes being selected from magnesium, calcium, beryllium Any one of zinc, carbon or combination.
12. gallium nitride transistor according to claim 10, wherein second doped layer includes p-type dopant, and/ Or n-type dopant.
13. gallium nitride transistor according to claim 12, wherein second doped layer includes being selected from magnesium, calcium, beryllium Any one of zinc, carbon or combination, and/or selected from any one of silicon, oxygen or combinations thereof.
14. gallium nitride transistor according to claim 12, wherein the dopant of second doped layer is selected from the p Type dopant, wherein first composite laminate is formed in same manufacturing step with second composite laminate.
15. gallium nitride transistor according to claim 13, wherein the doping type of second doped layer and/or mix Miscellaneous concentration be set as be located at second doped layer below gallium nitride layer in channel it is in the conductive state under zero-bias, Channeling implantation hole of second doped layer described in reverse blocking state into the gallium nitride layer.
16. gallium nitride transistor according to claim 4, wherein the gate electrode is formed with first doped layer Ohmic contact or Schottky contacts.
17. gallium nitride transistor according to claim 1, wherein the source electrode and the drain electrode with it is described Gallium nitride layer forms Ohmic contact.
18. gallium nitride transistor according to any one of claims 1 to 17, wherein further include:
Nucleating layer is located on the substrate;And
Buffer layer, between the nucleating layer and the gallium nitride layer.
19. gallium nitride transistor according to claim 18, wherein the forbidden bandwidth of the barrier layer is greater than the nitridation The forbidden bandwidth of gallium layer.
20. gallium nitride transistor according to claim 19, wherein there are two between the gallium nitride and the barrier layer Dimensional electron gas.
CN201821240867.4U 2018-08-02 2018-08-02 Gallium nitride transistor Withdrawn - After Issue CN208538864U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201821240867.4U CN208538864U (en) 2018-08-02 2018-08-02 Gallium nitride transistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201821240867.4U CN208538864U (en) 2018-08-02 2018-08-02 Gallium nitride transistor

Publications (1)

Publication Number Publication Date
CN208538864U true CN208538864U (en) 2019-02-22

Family

ID=65387028

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201821240867.4U Withdrawn - After Issue CN208538864U (en) 2018-08-02 2018-08-02 Gallium nitride transistor

Country Status (1)

Country Link
CN (1) CN208538864U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108878509A (en) * 2018-08-02 2018-11-23 杭州士兰集成电路有限公司 gallium nitride transistor and its manufacturing method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108878509A (en) * 2018-08-02 2018-11-23 杭州士兰集成电路有限公司 gallium nitride transistor and its manufacturing method
CN108878509B (en) * 2018-08-02 2024-02-23 杭州士兰集成电路有限公司 Gallium nitride transistor and method for manufacturing same

Similar Documents

Publication Publication Date Title
US11342420B2 (en) Heterojunction devices and methods for fabricating the same
KR100726365B1 (en) Silicon carbide metal-semiconductor field effect transistors and methods of fabricating silicon carbide metal-semiconductor field effect transistors
EP3520144A1 (en) Doped gate dielectric materials
CN106169417A (en) A kind of silicon carbide power device of hetero-junctions terminal and preparation method thereof
US9608092B2 (en) Method of manufacturing a semiconductor device having a rectifying junction at the side wall of a trench
CN107978642B (en) GaN-based heterojunction diode and preparation method thereof
JP6910807B2 (en) Improved electron gas confinement heterojunction transistor
CN108711578A (en) A kind of part p-type GaN cap RESURF GaN base Schottky-barrier diodes
CN113113469A (en) High-voltage-resistance double-gate transverse HEMT device and preparation method thereof
CN108682625A (en) RESURF GaN base Schottky-barrier diodes based on field plate and p-type GaN cap
CN109950324A (en) III group-III nitride diode component of p-type anode and preparation method thereof
KR101669987B1 (en) SiC trench MOS barrier Schottky diode using tilt ion implantation and method for manufacturing thereof
CN108878509A (en) gallium nitride transistor and its manufacturing method
CN109786441A (en) A kind of high electron mobility transistor and preparation method thereof
CN109659362A (en) A kind of structure and preparation method thereof based on the low ohm contact resistance of gallium nitride power HEMT structure
CN208538864U (en) Gallium nitride transistor
CN109166929A (en) A kind of GaN base Schottky barrier diode with p-type GaN cap
CN109659358A (en) A kind of low ohm contact resistance structure of gallium nitride HEMT and preparation method thereof
CN109585544A (en) A kind of structure and preparation method thereof based on the enhanced HEMT device low resistance Ohmic contact of gallium nitride
CN108649075A (en) RESURF GaN base Schottky-barrier diodes based on field plate and p-type AlGaN cap layers
CN110265485B (en) Transverse transistor with Schottky barrier AlGaN/GaN heterojunction and manufacturing method thereof
CN111739800B (en) Preparation method of SOI-based concave gate enhanced GaN power switch device
CN107681001B (en) Silicon carbide switch device and manufacturing method thereof
CN205911315U (en) GaN base schottky diode who mixes positive pole electrode structure
CN216354231U (en) High-voltage-resistance double-P type interlayer power PIN Schottky diode device

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
AV01 Patent right actively abandoned

Granted publication date: 20190222

Effective date of abandoning: 20240223

AV01 Patent right actively abandoned

Granted publication date: 20190222

Effective date of abandoning: 20240223

AV01 Patent right actively abandoned
AV01 Patent right actively abandoned