CN206470746U - Randomization scrambler and randomization descrambler - Google Patents
Randomization scrambler and randomization descrambler Download PDFInfo
- Publication number
- CN206470746U CN206470746U CN201621458968.XU CN201621458968U CN206470746U CN 206470746 U CN206470746 U CN 206470746U CN 201621458968 U CN201621458968 U CN 201621458968U CN 206470746 U CN206470746 U CN 206470746U
- Authority
- CN
- China
- Prior art keywords
- data
- physical page
- sequence
- sequence maker
- scrambled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Abstract
The utility model provides data scrambler and data descrambler.The data scrambler provided includes, including：First m-sequence maker, the second m-sequence maker, mapping circuit and XOR unit；The mapping circuit receives physical page address and is used as input；First input coupling of the first m-sequence maker is to the output of the mapping circuit, and the first m-sequence maker also receives the second input, and described second inputs for initializing the first m-sequence maker；The input coupling of the second m-sequence maker is to the output of the first m-sequence maker, the output coupling of the second m-sequence maker to the XOR unit；The XOR unit makees XOR to the output of the second m-sequence maker with data to be scrambled, and the output of the XOR unit is scrambled data.
Description
Technical field
The utility model is related to scrambler and descrambler for randomizing data.
Background technology
The NVM chips of such as nand flash memory, it is desirable to which the data being written to have certain statistical property.For example, " 0 " with
The number of " 1 " is essentially identical, it is to avoid continuous " 0 " or " 1 " occur, in the memory cell around a physical memory cell
" 0 " and " 1 " of storage is substantial uniform etc..To meet such requirement, write to NVM chips before data, to data scrambling so that
Write the randomizing data of NVM chips.Fig. 1 is the schematic diagram of the conventional scrambling mode of prior art.As shown in figure 1, for
The Physical Page P write-in data of NVM chips, regard Physical Page P physical address as seed initialization m-sequence maker 101.Will be whole
The data of page are divided into the corresponding fritter of size of same m-sequence maker 101, by each small block data with m-sequence maker 101
The value of output does XOR, using XOR result as output, and writes Physical Page P.One fritter of each pair performs xor operation, m
Sequence generator 101 is pushed ahead, to generate new value.
When reading data from Physical Page P, using similar mode, to reading data de-scrambling, to obtain initial data.Example
Such as, seed initialization m-sequence maker, each fritter to reading data, same m-sequence are used as with Physical Page P physical address
The value of maker does XOR, to obtain the fritter of corresponding initial data, and pushes ahead m-sequence maker.
Utility model content
According to first aspect of the present utility model, there is provided the first data scrambling according to first aspect of the present utility model
Device, including：First m-sequence maker, the second m-sequence maker, mapping circuit and XOR unit；The mapping circuit is received
Physical page address is used as input；First input coupling of the first m-sequence maker to the mapping circuit output, it is described
First m-sequence maker also receives the second input, and described second inputs for initializing the first m-sequence maker；
The input coupling of the second m-sequence maker is to the output of the first m-sequence maker, the second m-sequence maker
Output coupling to the XOR unit；Output and to be scrambled number of the XOR unit to the second m-sequence maker
According to XOR is made, the output of the XOR unit is scrambled data.
According to the first data scrambler of first aspect of the present utility model, there is provided according to first party of the present utility model
Second data scrambler in face, wherein, the ordering that the Physical Page of Physical Page is indexed according to Physical Page in physical space is true
It is fixed.
According to the first of first aspect of the present utility model or second data scrambler, there is provided according to of the present utility model
3rd data scrambler of first aspect, wherein, the mapping circuit includes look-up table, and the look-up table is made with physical page address
For index, the value of the look-up table is the corresponding Physical Page index of same physical page address.
According to one of the first of first aspect of the present utility model to the 3rd data scrambler, there is provided new according to this practicality
4th data scrambler of the first aspect of type, wherein, physical page address is mapped as Physical Page index work by the mapping circuit
For output.
According to one of the first of first aspect of the present utility model to the 3rd data scrambler, there is provided new according to this practicality
5th data scrambler of the first aspect of type, wherein, physical page address is mapped as Physical Page and indexed by the mapping circuit, and
The difference that present physical page index is indexed with previous Physical Page is used as output.
According to one of the first of first aspect of the present utility model to the 5th data scrambler, there is provided new according to this practicality
6th data scrambler of the first aspect of type, second input is designated value, physical block address or according to physical block address
Obtained value.
According to one of the first of first aspect of the present utility model to the 6th data scrambler, there is provided new according to this practicality
7th data scrambler of the first aspect of type, wherein, in response to receiving the first input, the first m-sequence maker foundation
The value of first input is pushed ahead.
According to one of the first of first aspect of the present utility model to the 7th data scrambler, there is provided new according to this practicality
8th data scrambler of the first aspect of type, wherein, the input of the second m-sequence maker is used to initialize described second
M-sequence maker.
According to one of the first of first aspect of the present utility model to the 8th data scrambler, there is provided new according to this practicality
9th data scrambler of the first aspect of type, wherein, to write the data of Physical Page includes multiple data cells, the multiple
The each of data cell is used as the data to be scrambled；The xor operation of scrambled data, the 2nd m sequences are treated in response to completion
Column-generation device is pushed ahead, and regard next data cell as data to be scrambled.
According to one of the first of first aspect of the present utility model to the 9th data scrambler, there is provided new according to this practicality
Tenth data scrambler of the first aspect of type, wherein, the mapping circuit also receives data frame number, and by physical page address
Combinatorial mapping with data frame number is that data frame index is used as output.
According to the tenth data scrambler of first aspect of the present utility model, there is provided according to first party of the present utility model
11st data scrambler in face, wherein, the combinatorial mapping of physical page address and frame number is data by the mapping circuit
Frame index, and it regard the difference of current data frame index and last data frame index as output.
According to one of the first of first aspect of the present utility model to the 11st data scrambler, there is provided according to this practicality
12nd data scrambler of new first aspect, wherein, the first m-sequence maker or the second m-sequence maker are LFSR
Maker, CS6 sequence generators, AI CS6 sequence generators or NERO sequence generators.
Data scrambler of the present utility model, for different Physical Page, the randomness that make use of m-sequence maker good
Eliminate influence of the correlation to scrambling result between the address of different Physical Page.
According to second aspect of the present utility model there is provided the first data descrambler of second aspect of the present utility model,
Including：First m-sequence maker, the second m-sequence maker, mapping circuit and XOR unit；The mapping circuit receives thing
Reason page address is used as input；First input coupling of the first m-sequence maker to the mapping circuit output, described
One m-sequence maker also receives the second input, and described second inputs for initializing the first m-sequence maker；Institute
The input coupling of the second m-sequence maker is stated to the output of the first m-sequence maker, the second m-sequence maker
Output coupling is to the XOR unit；Output and to be descrambled data of the XOR unit to the second m-sequence maker
Make XOR, the output of the XOR unit is the data after descrambling.
According to the first data descrambler of second aspect of the present utility model, there is provided according to second party of the present utility model
Second data descrambler in face, wherein, the ordering that the Physical Page of Physical Page is indexed according to Physical Page in physical space is true
It is fixed.
According to the first of second aspect of the present utility model or second data descrambler, there is provided according to of the present utility model
3rd data descrambler of second aspect, wherein, the mapping circuit includes look-up table, and the look-up table is made with physical page address
For index, the value of the look-up table is the corresponding Physical Page index of same physical page address.
According to one of the first of second aspect of the present utility model to the 3rd data descrambler, there is provided new according to this practicality
4th data descrambler of the second aspect of type, wherein, physical page address is mapped as Physical Page index work by the mapping circuit
For output.
According to one of the first of second aspect of the present utility model to the 3rd data descrambler, there is provided new according to this practicality
5th data descrambler of the second aspect of type, wherein, physical page address is mapped as Physical Page and indexed by the mapping circuit, and
The difference that present physical page index is indexed with previous Physical Page is used as output.
According to one of the first of second aspect of the present utility model to the 5th data descrambler, there is provided new according to this practicality
6th data descrambler of the second aspect of type, wherein, second input is designated value, physical block address or according to physical block
The value that address is obtained.
According to one of the first of second aspect of the present utility model to the 6th data descrambler, there is provided new according to this practicality
7th data descrambler of the second aspect of type, wherein, in response to receiving the first input, the first m-sequence maker foundation
The value of first input is pushed ahead.
According to one of the first of second aspect of the present utility model to the 7th data descrambler, there is provided new according to this practicality
8th data descrambler of the second aspect of type, wherein, the input of the second m-sequence maker is used to initialize described second
M-sequence maker.
There is provided according to the utility model for one of the first to eight data descrambler according to second aspect of the present utility model
Second aspect the 9th data descrambler, wherein, from Physical Page read data include multiple data cells, it is the multiple
The each of data cell treats descrambling data described in；The xor operation of descrambling data, the 2nd m sequences are treated in response to completion
Column-generation device is pushed ahead, and using next data cell as treating descrambling data.
According to one of the first of second aspect of the present utility model to the 9th data descrambler, there is provided new according to this practicality
Tenth data descrambler of the second aspect of type, wherein, the mapping circuit also receives data frame number, and by physical page address
Combinatorial mapping with data frame number is that data frame index is used as output.
According to the tenth data descrambler of second aspect of the present utility model, there is provided according to second party of the present utility model
11st data descrambler in face, wherein, the combinatorial mapping of physical page address and frame number is data by the mapping circuit
Frame index, and it regard the difference of current data frame index and last data frame index as output.
According to one of the first of second aspect of the present utility model to the 11st data descrambler, there is provided according to this practicality
12nd data descrambler of new second aspect, wherein, the first m-sequence maker or the second m-sequence maker are LFSR
Maker, CS6 sequence generators, AI CS6 sequence generators or NERO sequence generators.
Brief description of the drawings
, below will be to embodiment in order to illustrate more clearly of the utility model embodiment or technical scheme of the prior art
Or the accompanying drawing used required in description of the prior art is briefly described, it should be apparent that, drawings in the following description are only
It is some embodiments described in the utility model, for those of ordinary skill in the art, can also be according to these accompanying drawings
Obtain other accompanying drawings.
Fig. 1 is the schematic diagram of the conventional scrambling mode of prior art；
Fig. 2 indexes for the utility model embodiment according to ordering generation Physical Page of the Physical Page in physical space
Schematic diagram；
Fig. 3 generates Physical Page rope for the another embodiment of the utility model according to distributing order of the wordline in physical space
The schematic diagram drawn；
Fig. 4 is the schematic diagram scrambled to input data of the utility model embodiment；
Fig. 5 is the block diagram of the structure of the data scrambler of the utility model embodiment；And
Fig. 6 is the structured flowchart of the data descrambler of the utility model embodiment.
Embodiment
With reference to the accompanying drawing in the utility model embodiment, the technical scheme in the utility model embodiment is carried out clear
Chu, it is fully described by, it is clear that described embodiment is a part of embodiment of the utility model, rather than whole embodiments.
Based on the embodiment in the utility model, what those of ordinary skill in the art were obtained under the premise of creative work is not made
Every other embodiment, belongs to the claimed scope of the utility model.
Embodiment 1
By taking Physical Page P as an example, when writing data to Physical Page P, with the numbering of physical block where Physical Page P or physical block
Address, as the first randomization seed, is designated as Seed_0.
Alternatively, the physical page address or physical page number according to Physical Page P, generation Physical Page index, is designated as Index.
M-sequence maker is initialized with Seed_0, is to write data to Physical Page P, initialized m-sequence maker is pushed away forward
Enter, propulsion number of times is Index.The output valve of obtained m-sequence maker is the second randomization seed, is designated as Seed_1.
As an example, m-sequence maker be LFSR (Linear Feedback Shifting Register) maker,
One kind in CS6 sequence generators, AI CS6 sequence generators or NERO sequence generators.
Alternatively, the ordering generation Physical Page index according to Physical Page in physical space.Fig. 2 is the utility model
The schematic diagram of the ordering generation Physical Page index according to Physical Page in physical space of embodiment.As shown in Fig. 2
In the physical space of the tube core of NVM chips, a plurality of wordline is disposed with.Wordline include wordline 0, wordline 1 ..., wordline n, wherein n is
Natural number.The physical location that wordline is included in multiple memory cell, wordline constitutes Physical Page.By row of the wordline in physical space
Cloth is sequentially generated Physical Page index.For example, in the Y direction of die plane, in accordance with the order from top to bottom, the thing of each wordline
Reason page index is followed successively by 0,1 ..., n, wherein n is natural number.In one example, multiple memory cell structures in every wordline
Into Physical Page.So as to which Physical Page index can have identical value with physical page address.
In some cases, physical page address not presses physical space sequential organization.For example, physical address is 0 physics
Page can be located at the midpoint in die plane Y-axis space, and be incremented by from midpoint along one direction physical address of Y-axis, and reach Y-axis
After the end points in space, midpoint is returned to, and another direction is incremented by physical address along Y-axis.In the case, in the thing of Physical Page
Mapped between reason address and Physical Page index so that the ordering that Physical Page index is arrived by Physical Page in physical space
Generation.For example, the Physical Page index in the Physical Page of the endpoint location in one direction of Y-axis is 0, it is another from the endpoint location to Y-axis
One direction, the Physical Page index of Physical Page is incremented by, the end points in another direction until reaching Y-axis.In another direction of Y-axis
Endpoint location Physical Page have maximum Physical Page index..
Alternatively, Fig. 3 generates for the another embodiment of the utility model according to distributing order of the wordline in physical space
The schematic diagram of Physical Page index.As shown in figure 3, in the physical space of the tube core of NVM chips, a plurality of wordline is disposed with, including
Wordline 0, wordline 1 ..., wordline n, wherein n be natural number.Wordline includes multiple memory cell in multiple memory cell, wordline
Constitute Physical Page.By distributing order generation Physical Page index of the wordline in physical space.For example, in 3D flash memory die planes
On z-axis direction, in accordance with the order from top to bottom, the Physical Page of each wordline index is followed successively by 0,1 ..., n, wherein n is natural number.
Include multiple word line segments in every wordline.In Fig. 3, the wordline segment number that wordline is included in 3 word line segments, wordline can also be
Other quantity, such as 2,4,5,6.The quantity of memory cell in each word line segments is equal to the bit number of Physical Page, and often
Be stored with multiple bits in individual memory cell.In Fig. 3, as an example, the type of memory cell is TLC (Triple-Level
Cell), i.e. 3 bit informations are stored in three rank memory cell, each memory cell.So as to which wordline 0 includes 3 word line segments, each
3 Physical Page are stored in sub-line section, so that wordline 0 includes 9 Physical Page.
In the Physical Page that TLC memory cell is constituted, the arranged mode of physical page address is probably various.Such as Fig. 3
3 bits of middle TLC memory cell storage belong to 3 Physical Page, and the address of two of which Physical Page is continuous, and another physics
The address of page is discontinuous with the address of the first two Physical Page.In figure 3, the first character line segment of wordline 0 includes 3 Physical Page,
Its physical address is respectively 50,51 and 80, and second word line segments include 3 Physical Page, its physical address be respectively 52,53 with
81, the 3rd word line segments include 3 Physical Page, and its physical address is respectively 54,55 and 82.And Physical Page index is according to Physical Page
Ordering generation of the wordline (or word line segments) at place in physical space.Belong to multiple physics of same wordline or word line segments
Page, the arrangement that puts in order of 3 bits stored by TLC memory cell.So as to be in wordline 0 by taking wordline 0 as an example in Fig. 3
Multiple Physical Page provide from 0 to 8 Physical Page index.Also, have between physical page address and Physical Page index and specify
The mapping relations of 1 couple 1 as shown in Figure 3.
For different vendor or the NVM chips of model, according to arrangement mode of its Physical Page in wordline, Physical Page is determined
The mapping relations that address is indexed with Physical Page.And, a variety of mappings can be provided between physical page address and Physical Page index and closed
System, is generated with meeting ordering of the wordline (or word line segments) in physical space of the Physical Page index as where Physical Page.
In still another example, multiple data frames are included in Physical Page.It is also each data frame life in Physical Page
Into data frame index.Data frame index is Physical Page index and the combination of sequence number of the data frame in Physical Page.
Fig. 4 is the schematic diagram scrambled to input data of the utility model embodiment.As shown in figure 4, being write to Physical Page P
Data, are 16KB to the Physical Page P sizes for writing data.For Physical Page P, the Physical Page index generation based on Physical Page P the
Two randomization seed Seed_1.As an example, Seed_1 is 32 bits.M-sequence maker herein can be such as LFSR.With
Second random number seed Seed_1 initialization m-sequences maker 401.To 16KB data scrambling to be written, 32 are scrambled every time
Bit data, i.e. input data are 32 bit datas.Input data is done into XOR, XOR with the value of the second m-sequence maker 401
As a result as output data, and NVM chips are write.1 scrambling to input data is often completed, makes the second m-sequence maker 401
Push ahead.And the value of output next time of the second m-sequence maker 401 is sought XOR with ensuing 32 bit data, and obtain
To next output data, until completing the scrambling to 16KB data.
It should be understood that input data can have different sizes, both can be complete physical page or part thing
Manage page.The data scrambled every time can have different sizes, and the second m-sequence maker 401 can have different sizes.2nd m
Sequence generator 401 can be LFSR (Linear Feedback Shifting Register) maker, the generation of CS6 sequences
One kind in device, AI CS6 sequence generators or NERO sequence generators.
Embodiment 2
Fig. 5 is the block diagram of the structure of the data scrambler of the utility model embodiment.As shown in figure 5, data scrambler bag
Include：Mapping circuit 501, the first m-sequence maker 502, the second m-sequence maker 503 and XOR unit 504.Mapping circuit 501
Physical page address is received as input, generation Physical Page index.First m-sequence maker 502 receives the first randomization seed and made
For input.First m-sequence maker 502 also receives the Physical Page index of the offer of mapping circuit 501.First m-sequence maker 502
Push ahead, and produce output, the number of times of propulsion indexes for Physical Page, and the output of the first m-sequence maker 502 is used as second
Randomization seed.Output of the input coupling of second m-sequence maker 503 to the first m-sequence maker 502.It is random with second
Change the second m-sequence of seed initialization maker 503.The output coupling of second m-sequence maker is to XOR unit.XOR unit
504 are written into the part of data carries out XOR, the data after being scrambled with the output of the second m-sequence maker 503.Response
In completing xor operation, the second m-sequence maker 503 is pushed ahead, and XOR unit 504 is written into next portion of data
The output with the second m-sequence maker 503 is divided to carry out XOR.
Alternatively, mapping circuit 501 also receives data frame number.Mapping circuit 501 is by physical page address and data frame sequence
Number combinatorial mapping be used as data for data frame index.Data frame index, is that Physical Page is indexed with data frame in thing as an example
Manage the combination of the sequence number in page.
In another example, mapping circuit 501 is using successively the difference of mapping result is used as output twice.Two mapping results
It can all be Physical Page index, or all be data frame index.And first the number of times pushed ahead of m-sequence maker 502 to reflect
The value that transmit-receive radio road 501 is exported.
To write data, physical address generation Physical Page index of the mapping circuit 501 according to Physical Page to Physical Page.With thing
Manage exemplified by page P, data are write to Physical Page P, the physical page address generation Physical Page index according to Physical Page P.According to Physical Page P
The physical block address at place generates the first randomization seed.For example, the first randomization seed, which is physical block address, adds 1.Use
One the first m-sequence of randomization seed initialization maker 502, in the data scrambling to writing Physical Page P, according to Physical Page P
Physical Page index promote the first m-sequence maker 502, the number of times of propulsion is the value that Physical Page is indexed.First m-sequence is generated
The value that device 502 is exported is the second randomization seed.First m-sequence maker 502 for each Physical Page provide one it is second random
Change seed.
Using second the second m-sequence of randomization seed initialization maker 503, will write Physical Page P data it is small
Block does XOR with the value that the second m-sequence maker 503 is exported, and the output data after generation scrambling does different to a fritter every time
Or after, push ahead the second m-sequence maker 503.
Alternatively, the first m-sequence maker 502 or the second m-sequence maker 503 can be LFSR makers, CS6 sequences
One kind in maker, AI CS6 sequence generators or NERO sequence generators.
Specifically, when writing data to multiple Physical Page of same physical block, such as during Physical Page P1, P2, first is random
Change seed identical.Index_1 is designated as the Physical Page index that Physical Page P1 is generated, is the Physical Page index note of Physical Page P2 generations
For Index_2.According to Index_2 and Index_1 difference (being designated as d), Physical Page P1 the second randomization is being generated by Index_1
After seed Seed_1_1, the first m-sequence maker is pushed ahead d times, obtain Physical Page P2 the second randomization seed Seed_
1_2, for initializing the second m-sequence maker 502 for Physical Page P2 data to scramble.
Alternatively, after scrambling is completed to Physical Page P1 data, the first m sequences are reinitialized with the first randomization seed
Column-generation device 502, and the first m-sequence maker 502 is pushed ahead Index_2 times, now the first m-sequence maker 502
It is output as the second randomization seed Seed_1_2.
Then, the second m-sequence maker 503 is initialized using Physical Page P2 the second randomization seed Seed_1_2, will
The fritter for writing Physical Page P2 data does XOR, the output after generation scrambling with the value that the second m-sequence maker 503 is exported
Data, do after XOR to a fritter every time, push ahead the second m-sequence maker 503, until completing to Physical Page P2's
The write-in of data.
Embodiment 3
Fig. 6 is the structured flowchart of the data descrambler of the utility model embodiment.As shown in fig. 6, data descrambler includes：
Mapping circuit 601, the first m-sequence maker 602, the second m-sequence maker 603 and XOR unit 604.Mapping circuit 601 connects
Physical page address is received as input, generation Physical Page index.First m-sequence maker 602 receives the first randomization seed conduct
Input.First m-sequence maker 602 also receives the output of mapping circuit 601.First m-sequence maker 602 is pushed ahead, and
Output is produced, the number of times of propulsion is the value indicated by the output of mapping circuit 601, and by the output of the first m-sequence maker 602
It is used as the second randomization seed.With second the second m-sequence of randomization seed initialization maker 603.Second m-sequence maker
Output coupling is to XOR unit 604.XOR unit 604 will read data and the output progress of the second m-sequence maker 603 is different
Or, the data after being descrambled.In response to completing xor operation, the second m-sequence maker 603 is pushed ahead, and XOR list
Member 604 will read the next part of data and carry out XOR with the output of the second m-sequence maker 603.
Alternatively, mapping circuit 601 also receives data frame number.Mapping circuit 601 is by physical page address and data frame sequence
Number combinatorial mapping be used as data for data frame index.Data frame index, is that Physical Page is indexed with data frame in thing as an example
Manage the combination of the sequence number in page.
In another example, mapping circuit 601 is using successively the difference of mapping result is used as output twice.Two mapping results
It can all be Physical Page index, or all be data frame index.And first the number of times pushed ahead of m-sequence maker 602 to reflect
The value that transmit-receive radio road 601 is exported.
It is to read data, mapping circuit from Physical Page P by taking Physical Page P as an example as shown in fig. 6, reading data from Physical Page
The 601 physical address generation Physical Page index according to Physical Page P.It is random as first with the physical block address where Physical Page P
Change seed (Seed_0, such as Seed_0=physical block address+1) and initialize the first m-sequence maker 602.According to Physical Page P's
Physical Page index promotes the first m-sequence maker 602, and the number of times of propulsion is the value that Physical Page is indexed, the first obtained m-sequence
The value that maker 602 is exported is used as the second randomization seed Seed_1.It is to be appreciated that used first randomization seed
Identical process is generated when Seed_0 should write data by Physical Page P in the same direction.If for example, to Physical Page P write data when, use
Physical Page P block address+1 is used as the first randomization seed, then when reading data from Physical Page, also using Physical Page P's
Block address+1 is used as the first randomization seed.
With Seed_1 initialize the second m-sequence maker 602603, by from the fritter of Physical Page P reading data (for example,
With with the second m-sequence maker 602603 identical size) value that is exported with the second m-sequence maker 602603 does XOR,
Output data after generation descrambling, does after XOR to a fritter, promotes the second m-sequence maker 602603 every time, until
The reading of complete paired data.
As an example, according in embodiment of the present utility model, the 32 rank primitive polynomials for m-sequence maker are
0x100400007。
Data scrambler, data descrambler in the utility model, the data in different Physical Page write
Or when reading, scrambled and descrambled using different seeds.Due to having correlation between the address of different Physical Page, thing is used
The value that page address selects m-sequence different cycles is managed, the randomization seed for the Physical Page is used as.It is good in itself using m-sequence
Address of the randomness to eliminate different Physical Page between correlation is to scrambling result or descrambles the influence of result.
Although having been described for preferred embodiment of the present utility model, those skilled in the art once know substantially
Creative concept, then can make other change and modification to these embodiments.So, appended claims are intended to be construed to bag
Include preferred embodiment and fall into having altered and changing for the utility model scope.Obviously, those skilled in the art can be with
Various changes and modification are carried out to the utility model without departing from spirit and scope of the present utility model.So, if this practicality
These new modifications and variations belong within the scope of the utility model claim and its equivalent technologies, then the utility model
It is also intended to comprising including these changes and modification.
Claims (18)
1. a kind of data scrambler, it is characterised in that including：First m-sequence maker, the second m-sequence maker, mapping circuit
And XOR unit；
The mapping circuit receives physical page address and is used as input；
First input coupling of the first m-sequence maker is to the output of the mapping circuit, the first m-sequence maker
Second is also received to input, and described second inputs for initializing the first m-sequence maker；
The input coupling of the second m-sequence maker is to the output of the first m-sequence maker, second m-sequence life
The output coupling grown up to be a useful person is to the XOR unit；
The XOR unit makees XOR, the XOR unit to the output of the second m-sequence maker with data to be scrambled
Output be scrambled data.
2. data scrambler as claimed in claim 1, wherein, the Physical Page of Physical Page is indexed according to Physical Page in physical space
On ordering determine.
3. data scrambler as claimed in claim 1 or 2, wherein, the mapping circuit includes look-up table, the look-up table with
Physical page address is as index, and the value of the look-up table is the corresponding Physical Page index of same physical page address.
4. data scrambler as claimed in claim 1, wherein, physical page address is mapped as Physical Page rope by the mapping circuit
Draw as output.
5. data scrambler as claimed in claim 1, wherein, physical page address is mapped as Physical Page rope by the mapping circuit
Draw, and the difference that present physical page index is indexed with previous Physical Page is used as output.
6. data scrambler as claimed in claim 1, wherein, in response to receiving the first input, the first m-sequence maker
Value according to the first input is pushed ahead.
7. data scrambler as claimed in claim 5, wherein, in response to receiving the first input, the first m-sequence generation
Device is pushed ahead according to the value of the first input.
8. data scrambler as claimed in claim 1, wherein, the input of the second m-sequence maker is used to initialize institute
State the second m-sequence maker.
9. data scrambler as claimed in claim 2, wherein, the input of the second m-sequence maker is used to initialize institute
State the second m-sequence maker.
10. data scrambler as claimed in claim 6, wherein, the input of the second m-sequence maker is used to initialize institute
State the second m-sequence maker.
11. data scrambler as claimed in claim 1, wherein, to write the data of Physical Page includes multiple data cells, institute
State each as the data to be scrambled of multiple data cells；The xor operation of scrambled data is treated in response to completion, it is described
Second m-sequence maker is pushed ahead, and regard next data cell as data to be scrambled.
12. data scrambler as claimed in claim 6, wherein, to write the data of Physical Page includes multiple data cells, institute
State each as the data to be scrambled of multiple data cells；The xor operation of scrambled data is treated in response to completion, it is described
Second m-sequence maker is pushed ahead, and regard next data cell as data to be scrambled.
13. data scrambler as claimed in claim 7, wherein, to write the data of Physical Page includes multiple data cells, institute
State each as the data to be scrambled of multiple data cells；The xor operation of scrambled data is treated in response to completion, it is described
Second m-sequence maker is pushed ahead, and regard next data cell as data to be scrambled.
14. data scrambler as claimed in claim 8, wherein, to write the data of Physical Page includes multiple data cells, institute
State each as the data to be scrambled of multiple data cells；The xor operation of scrambled data is treated in response to completion, it is described
Second m-sequence maker is pushed ahead, and regard next data cell as data to be scrambled.
15. data scrambler as claimed in claim 9, wherein, to write the data of Physical Page includes multiple data cells, institute
State each as the data to be scrambled of multiple data cells；The xor operation of scrambled data is treated in response to completion, it is described
Second m-sequence maker is pushed ahead, and regard next data cell as data to be scrambled.
16. data scrambler as claimed in claim 10, wherein, to write the data of Physical Page includes multiple data cells,
The each of the multiple data cell is used as the data to be scrambled；The xor operation of scrambled data, institute are treated in response to completion
State the second m-sequence maker to push ahead, and regard next data cell as data to be scrambled.
17. data scrambler as claimed in claim 1, wherein, the first m-sequence maker or the second m-sequence maker are
LFSR makers, CS6 sequence generators, AI CS6 sequence generators or NERO sequence generators.
18. a kind of data descrambler, it is characterised in that including：First m-sequence maker, the second m-sequence maker, mapping electricity
Road and XOR unit；
The mapping circuit receives physical page address and is used as input；
First input coupling of the first m-sequence maker is to the output of the mapping circuit, the first m-sequence maker
Second is also received to input, and described second inputs for initializing the first m-sequence maker；
The input coupling of the second m-sequence maker is to the output of the first m-sequence maker, second m-sequence life
The output coupling grown up to be a useful person is to the XOR unit；
The XOR unit makees XOR, the XOR unit to the output of the second m-sequence maker with data to be descrambled
Output be descrambling after data.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201621458968.XU CN206470746U (en) | 2016-12-28 | 2016-12-28 | Randomization scrambler and randomization descrambler |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201621458968.XU CN206470746U (en) | 2016-12-28 | 2016-12-28 | Randomization scrambler and randomization descrambler |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN206470746U true CN206470746U (en) | 2017-09-05 |
Family
ID=59712094
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201621458968.XU Active CN206470746U (en) | 2016-12-28 | 2016-12-28 | Randomization scrambler and randomization descrambler |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN206470746U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107765997A (en) * | 2017-09-30 | 2018-03-06 | 记忆科技(深圳)有限公司 | A kind of method of solid state hard disc write-in data scrambling |
-
2016
- 2016-12-28 CN CN201621458968.XU patent/CN206470746U/en active Active
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107765997A (en) * | 2017-09-30 | 2018-03-06 | 记忆科技(深圳)有限公司 | A kind of method of solid state hard disc write-in data scrambling |
| CN107765997B (en) * | 2017-09-30 | 2020-09-01 | 记忆科技(深圳)有限公司 | Method for scrambling write data of solid state disk |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109495272B (en) | Strong PUF circuit based on memristor | |
| CN108255464A (en) | Data scrambling method, de-scrambling method and its device | |
| JP6542171B2 (en) | Randomizer and semiconductor memory device | |
| CN202512559U (en) | Variable structure for random number generator | |
| CN1630911B (en) | Semiconductor device for partial page programming of multi level flash | |
| JP5980274B2 (en) | Randomize multidimensional data | |
| US4047008A (en) | Pseudo-random number sequence generator | |
| CN107203365A (en) | The generation of random number and acquisition methods and device | |
| CN108182959B (en) | Method for realizing logic calculation based on crossing array structure of resistive device | |
| CN105190762A (en) | Semiconductor device and entry address write/read method for semiconductor device | |
| CN103777904A (en) | Data storage device and data scrambling and descrambling method | |
| CN206470746U (en) | Randomization scrambler and randomization descrambler | |
| CN106886723A (en) | Storage arrangement | |
| DE102018125497A1 (en) | Encryption device and method of operation therefor | |
| CN108491924A (en) | A kind of serial stream treatment device of Neural Network Data calculated towards artificial intelligence | |
| CN103338107B (en) | Key generation method and key generating device | |
| CN111310115A (en) | Data processing method, device and chip, electronic equipment and storage medium | |
| EP2899639B1 (en) | Nonvolatile memory and electronic device | |
| CN106133838B (en) | A kind of expansible configurable FPGA storage organization and FPGA device | |
| CN211454576U (en) | Random number seed generator and randomized scrambler | |
| RU2014134714A (en) | METHOD FOR RECORDING AND READING DATA | |
| CN113704142B (en) | On-chip storage address remapping circuit | |
| CN113407155A (en) | Random number seed generator and method thereof | |
| US20210191899A1 (en) | Data processing circuit, data storage device including the same, and operating method thereof | |
| CN105849808A (en) | Two transistor ternary random access memory |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address | ||
| CP03 | Change of name, title or address |
Address after: 100192 room A302, building B-2, Dongsheng Science Park, Zhongguancun, 66 xixiaokou Road, Haidian District, Beijing Patentee after: Beijing yihengchuangyuan Technology Co.,Ltd. Address before: 100192 Room 302, 3 / F, building B-2, Dongsheng Science Park, 66 xixiaokou Road, Haidian District, Beijing Patentee before: MEMBLAZE TECHNOLOGY (BEIJING) Co.,Ltd. |