CN107765997A - A kind of method of solid state hard disc write-in data scrambling - Google Patents
A kind of method of solid state hard disc write-in data scrambling Download PDFInfo
- Publication number
- CN107765997A CN107765997A CN201710913796.3A CN201710913796A CN107765997A CN 107765997 A CN107765997 A CN 107765997A CN 201710913796 A CN201710913796 A CN 201710913796A CN 107765997 A CN107765997 A CN 107765997A
- Authority
- CN
- China
- Prior art keywords
- data
- write
- page
- addr
- scrambler
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0638—Organizing or formatting or addressing of data
- G06F3/064—Management of blocks
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0673—Single storage device
- G06F3/0674—Disk device
- G06F3/0676—Magnetic disk device
Abstract
The invention discloses a kind of method of solid state hard disc write-in data scrambling, it is characterized in that the scrambler seed that Remap Ofst information acquisition matches is offset according to erasable the number PE cycle and scrambler seed table of write-in page address Page Addr of data, page ISN word address Necc Addr, write-in block, scrambler calculates the scrambler for obtaining write-in data according to the scrambler seed of acquisition, and the scrambling to writing data is realized according to the scrambler of acquisition.The present invention is associated with the erasable number of the page address of data to be written, page ISN word address and write-in block by that will scramble, and the randomness for substantially increasing data ensure that in page that data do not have correlation, data do not have same memory cell in correlation and block not have correlation in the data of different erasable numbers between page in block.
Description
Technical field
The present invention relates to solid state hard disc control technology, more particularly to a kind of method of solid state hard disc write-in data scrambling.
Background technology
Flash memory applies voltage come data storage by control gate, very sensitive to the Data Styles of some write-ins, constantly defeated
Enter all ones or all zeroes, it is easy to cause flash memory internal electricity unbalanced, so as to cause signal anti-interference to decline, cause these data
Less reliable in a flash memory.Therefore the data for needing NAND controller NandFlash Controller to write user add
Scrambler, the data 0 and 1 of final write-in flash memory is kept in balance substantially, reduce the probability that bit reversal occurs for data.With partly leading
The progress of body technology and the increase of the single memory cell capacity of flash memory, the randomness for writing data in flash memory use the longevity to flash memory
The influence of life is all the more obvious, so it has to be ensured that the randomness of data.
In terms of flash memory particle is mainly reflected in three to the randomness requirement for writing data, 1:Data are without correlation in page
Property;2:Data do not have correlation between page in block;3:Same memory cell data under different PE cycle do not have correlation in block.
Fig. 1 is that data do not have correlation requirement schematic diagram in page;Fig. 2 is that data do not have correlation requirement schematic diagram between page in block;Fig. 3 is
Same memory cell data under different PE cycle do not have correlation requirement schematic diagram in block;Each circle represents that an access is single
Member, there is no correlation between data in filled circles in each figure.Therefore it is required that the scrambler added must be simultaneously achieved the above three
Individual aspect without correlation, just can guarantee that the randomness of data.
The content of the invention
For disadvantages described above, the present invention seeks to how to improve and ensure the randomness of data after scrambling.
A kind of method of solid state hard disc write-in data scrambling is proposed in order to solve the problem above present invention, it is characterised in that
According to write-in page address Page Addr of data, page ISN word address Necc Addr, write-in block erasable number PE cycle
With the scrambler seed of scrambler seed table skew Remap Ofst information acquisition matching, scrambler is according to the scrambler seed meter of acquisition
The scrambler for obtaining write-in data is calculated, the scrambling to writing data is realized according to the scrambler of acquisition.
The method of described solid state hard disc write-in data scrambling, it is characterised in that scrambler seed table skew Remap Ofst are pressed
Obtained according to following method:Remap Ofst=floor (Page Addr/1).
The method of described solid state hard disc write-in data scrambling, it is characterised in that scrambler seed corresponding to write-in data passes through
Scrambler seed call number index inquiry scrambler seed tables are obtained, and scrambler seed call number index is prepared by the following:
Index=mod (Page Addr × 4+Necc Addr+Remap Ofst+PE cycle, 32).
The method of described solid state hard disc write-in data scrambling, it is characterised in that realize presently written number in accordance with the following steps
According to scrambling:
Step 1:The page address Page of the address information acquisition write-in data of write-in is actually subjected to according to presently written data
Addr, page ISN word address Necc Addr and write-in block erasable number PE cycle;
Step 2:Calculated according to Remap Ofst=floor (Page Addr/1) and obtain scrambler seed table skew Remap
Ofst;
Step 3:According to Index=mod (Page Addr × 4+Necc Addr+Remap Ofst+PE cycle, 32) meters
Calculate and obtain scrambler seed call number index;
Step 4:According to the scrambler seed call number index of acquisition, inquiry scrambler seed table obtains scrambler seed;
Step 5:Scrambler scrambles according to the scrambler seed of acquisition to the write-in data of input.
The method of solid state hard disc write-in data scrambling, it is characterised in that Page Addr of step 1, page inner code word
The erasable number PE cycle of location Necc Addr and write-in block by software according to write-in data address information obtain, step 2 to
5 are all performed automatically by hardware.
The present invention is by will scramble erasable number phase with the page address of data to be written, page ISN word address and write-in block
Association, substantially increase data randomness ensure that in page data there is no correlation, in block between page data do not have correlation and
Same memory cell does not have correlation in the data of different erasable numbers in block.
Brief description of the drawings
Fig. 1 is that data do not have correlation requirement schematic diagram in page;
Fig. 2 is that data do not have correlation requirement schematic diagram between page in block;
Fig. 3 is that same memory cell data under different PE cycle do not have correlation requirement schematic diagram in block;
Fig. 4 is the implementation method structured flowchart of hardware Seed scramblings;
Fig. 5 is the effect diagram of hardware Seed scramblings.
Embodiment
Below in conjunction with the accompanying drawing in the embodiment of the present invention, the technical scheme in the embodiment of the present invention is carried out clear, complete
Site preparation describes, it is clear that described embodiment is only part of the embodiment of the present invention, rather than whole embodiments.It is based on
Embodiment in the present invention, those of ordinary skill in the art are obtained every other under the premise of creative work is not made
Embodiment, belong to the scope of protection of the invention.
In many data transfers, even 0 sequence for connecting 1 is considered as that unstable signal avoids, it is necessary to try one's best, and is then scrambled
It is widely used in this occasion.In terms of flash memory particle is mainly reflected in three to the randomness requirement for writing data, 1:In page
Data do not have correlation;2:Data do not have correlation between page in block;3:Same memory cell number under different PE cycle in block
According to no correlation.
Fig. 4 is the implementation method structured flowchart of hardware Seed scramblings;Wherein Page Addr represent page address, Necc Addr
Page ISN word address is represented, PE cycle represent the erasable number of block, and Remap Ofst represent Seed Table start offset.
By Page Addr, Necc Addr, PE cycle, Remap Ofst carry out computing so as to ensure to select according to the rule of setting
The Scrb seed taken are different in some cycles.
First, to there is 4 code words in each page, every 1 page, Remap_ofset, which adds in 1, Seed Table, 32
Exemplified by individual Seed, the detailed step of Hard Seed scrambling schemes is provided:
Step 1:The page address Page of the address information acquisition write-in data of write-in is actually subjected to according to presently written data
Addr, page ISN word address Necc Addr and write-in block erasable number PE cycle;
Step 2:Calculated according to Remap Ofst=floor (Page Addr/1) and obtain scrambler seed table skew Remap
Ofst;
Step 3:According to Index=mod (Page Addr × 4+Necc Addr+Remap Ofst+PE cycle, 32) meters
Calculate and obtain scrambler seed call number index;
Step 4:According to the scrambler seed call number index of acquisition, inquiry scrambler seed table obtains scrambler seed;
Step 5:Scrambler scrambles according to the scrambler seed of acquisition to the write-in data of input, due to scrambler seed
It is associated with erasable number PE cycle to calculate acquisition, ensure that same memory cell is under different PE cycle in block, data
There is no correlation.
Because the calculating acquisition of scrambler seed is associated with page address Page Addr and Remap Ofst, block ensure that
Data do not have correlation between interior page;Necc Addr and Seed ensure that data do not have correlation in page.
Fig. 5 is the effect diagram of hardware Seed scramblings, and PE cycle ensure that same memory cell is in different PE in block
Under cycle, data do not have correlation, i.e., shown in Fig. 3;Page Addr and Remap Ofst ensure that data do not have between page in block
There is correlation, i.e., shown in Fig. 2;Necc Addr and Seed ensure that data do not have correlation in page, i.e., shown in Fig. 1.
The process of decoding is as the process scrambled, it is ensured that data can correctly be recovered.
The above disclosed interest field for being only an embodiment of the present invention, sheet can not being limited with this certainly,
One of ordinary skill in the art will appreciate that all or part of flow of above-described embodiment is realized, and according to the claims in the present invention institute
The equivalent variations of work, still fall within the scope that the present invention is covered.
Claims (5)
- A kind of 1. method of solid state hard disc write-in data scrambling, it is characterised in that according to page address Page Addr of write-in data, Page ISN word address Necc Addr, erasable the number PE cycle and scrambler seed table of write-in block offset Remap Ofst letter Breath obtains the scrambler seed of matching, and scrambler calculates the scrambler for obtaining write-in data according to the scrambler seed of acquisition, according to acquisition Scrambler realize to write data scrambling.
- 2. the method for solid state hard disc write-in data scrambling according to claim 1, it is characterised in that scrambler seed table is offset Remap Ofst are obtained as follows:Remap Ofst=floor (Page Addr/1).
- 3. the method for solid state hard disc write-in data scrambling according to claim 2, it is characterised in that corresponding to write-in data Scrambler seed is inquired about scrambler seed table by scrambled code call number index and obtained, and scrambler seed call number index passes through with lower section Method obtains:Index=mod (Page Addr × 4+Necc Addr+Remap Ofst+PE cycle, 32).
- 4. the method for solid state hard disc write-in data scrambling according to claim 3, it is characterised in that real in accordance with the following steps The scrambling of existing presently written data:Step 1:Page address Page Addr for the address information acquisition write-in data for being actually subjected to write according to presently written data, Page ISN word address Necc Addr and write-in block erasable number PE cycle;Step 2:Calculated according to Remap Ofst=floor (Page Addr/1) and obtain scrambler seed table skew Remap Ofst;Step 3:Calculated and obtained according to Index=mod (Page Addr × 4+Necc Addr+Remap Ofst+PE cycle, 32) Obtain scrambler seed call number index;Step 4:According to the scrambler seed call number index of acquisition, inquiry scrambler seed table obtains scrambler seed;Step 5:Scrambler scrambles according to the scrambler seed of acquisition to the write-in data of input.
- 5. the method for solid state hard disc write-in data scrambling according to claim 4, it is characterised in that Page Addr of step 1, The erasable number PE cycle of page ISN word address Necc Addr and write-in block are obtained by software according to the address information of write-in data , step 2 to 5 is all performed automatically by hardware.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710913796.3A CN107765997B (en) | 2017-09-30 | 2017-09-30 | Method for scrambling write data of solid state disk |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710913796.3A CN107765997B (en) | 2017-09-30 | 2017-09-30 | Method for scrambling write data of solid state disk |
Publications (2)
Publication Number | Publication Date |
---|---|
CN107765997A true CN107765997A (en) | 2018-03-06 |
CN107765997B CN107765997B (en) | 2020-09-01 |
Family
ID=61266372
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201710913796.3A Active CN107765997B (en) | 2017-09-30 | 2017-09-30 | Method for scrambling write data of solid state disk |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN107765997B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108958666A (en) * | 2018-07-26 | 2018-12-07 | 浪潮电子信息产业股份有限公司 | A kind of data processing method and main control chip |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8402349B2 (en) * | 2010-12-06 | 2013-03-19 | Apple Inc. | Two dimensional data randomization for a memory |
CN103745746A (en) * | 2013-12-31 | 2014-04-23 | 华为技术有限公司 | Data processing method, scrambler and storage controller |
US20150227473A1 (en) * | 2014-02-12 | 2015-08-13 | Via Technologies, Inc. | Data storage device and data scrambling and descrambling method |
CN105931661A (en) * | 2016-05-16 | 2016-09-07 | 联想(北京)有限公司 | Scrambling apparatus, electronic device and information processing method |
CN106024059A (en) * | 2015-03-27 | 2016-10-12 | 华邦电子股份有限公司 | Semiconductor memory apparatus and data processing method |
CN206470746U (en) * | 2016-12-28 | 2017-09-05 | 北京忆恒创源科技有限公司 | Randomization scrambler and randomization descrambler |
-
2017
- 2017-09-30 CN CN201710913796.3A patent/CN107765997B/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8402349B2 (en) * | 2010-12-06 | 2013-03-19 | Apple Inc. | Two dimensional data randomization for a memory |
CN103745746A (en) * | 2013-12-31 | 2014-04-23 | 华为技术有限公司 | Data processing method, scrambler and storage controller |
US20150227473A1 (en) * | 2014-02-12 | 2015-08-13 | Via Technologies, Inc. | Data storage device and data scrambling and descrambling method |
CN106024059A (en) * | 2015-03-27 | 2016-10-12 | 华邦电子股份有限公司 | Semiconductor memory apparatus and data processing method |
CN105931661A (en) * | 2016-05-16 | 2016-09-07 | 联想(北京)有限公司 | Scrambling apparatus, electronic device and information processing method |
CN206470746U (en) * | 2016-12-28 | 2017-09-05 | 北京忆恒创源科技有限公司 | Randomization scrambler and randomization descrambler |
Non-Patent Citations (1)
Title |
---|
JASON H. ANDERSON,ET AL.: "Effect of LFSR Seeding, Scrambling and Feedback Polynomial on Stochastic Computing Accuracy", 《2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE)》 * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108958666A (en) * | 2018-07-26 | 2018-12-07 | 浪潮电子信息产业股份有限公司 | A kind of data processing method and main control chip |
Also Published As
Publication number | Publication date |
---|---|
CN107765997B (en) | 2020-09-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN106409344A (en) | Data storage device and operating method thereof | |
CN104346103B (en) | Instruction executing method, Memory Controller and memorizer memory devices | |
CN104866429B (en) | Storage management method, memorizer control circuit unit and memory storage apparatus | |
CN105786411A (en) | Method of operating a non-volatile memory device | |
CN103365739B (en) | A kind of NAND flash memory storage equipment and data reconstruction method thereof | |
US9208021B2 (en) | Data writing method, memory storage device, and memory controller | |
TW201330001A (en) | Method and apparatus to provide data including hard bit data and soft bit data to a rank modulation decoder | |
CN103827833A (en) | Systems and methods of storing data | |
CN106484316A (en) | Method for managing a memory device, memory device and controller | |
US8775760B2 (en) | Modifying a host interface setting for a non-volatile memory module | |
CN103631670B (en) | Memorizer memory devices, Memory Controller and data processing method | |
TW201814722A (en) | Methods for testing a storage unit and apparatuses using the same | |
CN110444240A (en) | The encoder and decoder and its method of storage system | |
CN109949839A (en) | The operating method of Memory Controller and Memory Controller | |
US20140250265A1 (en) | Data modification based on matching bit patterns | |
CN108461107A (en) | Read threshold value tracking and device | |
CN106205712A (en) | Semiconductor storage unit and operational approach thereof | |
CN109582491A (en) | Reading error in data processing based on machine learning | |
CN107765997A (en) | A kind of method of solid state hard disc write-in data scrambling | |
CN105095011B (en) | Data processing method, memorizer control circuit unit and memory storage apparatus | |
CN101256521B (en) | Method for improving flash memory data access credibility | |
CN104252600B (en) | Data guard method, Memory Controller and memorizer memory devices | |
CN110120234A (en) | Solid storage device and its optimal searching method for reading threshold voltage | |
CN107885459A (en) | A kind of method that software realizes solid state hard disc write-in data scrambling | |
CN108664350A (en) | Data guard method, memory storage apparatus and memorizer control circuit unit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |