CN205353532U - Array substrate and display panel - Google Patents

Array substrate and display panel Download PDF

Info

Publication number
CN205353532U
CN205353532U CN201521135484.7U CN201521135484U CN205353532U CN 205353532 U CN205353532 U CN 205353532U CN 201521135484 U CN201521135484 U CN 201521135484U CN 205353532 U CN205353532 U CN 205353532U
Authority
CN
China
Prior art keywords
polysilicon
control electrode
touch control
cabling
array base
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201521135484.7U
Other languages
Chinese (zh)
Inventor
敦栋梁
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tianma Microelectronics Co Ltd
Shanghai AVIC Optoelectronics Co Ltd
Original Assignee
Tianma Microelectronics Co Ltd
Shanghai AVIC Optoelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tianma Microelectronics Co Ltd, Shanghai AVIC Optoelectronics Co Ltd filed Critical Tianma Microelectronics Co Ltd
Priority to CN201521135484.7U priority Critical patent/CN205353532U/en
Application granted granted Critical
Publication of CN205353532U publication Critical patent/CN205353532U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Position Input By Displaying (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

The utility model discloses an array substrate and display panel, this array substrate, including display area and non - display area, display area includes many first touch -control electrodes, non - display area is provided with driver chip, the substrate base plate, the substrate base plate includes that many polycrystalline silicon walk the line, every first touch -control electrode with driver chip passes through polycrystalline silicon is walked the line electricity and is connected. The utility model discloses the display panel including above -mentioned array substrate is still provided. The embodiment of the utility model provides an array substrate and display panel passes through metal wiring for every first touch -control electrode among the prior art and is connected with the driver chip electricity, can effectively improve the ultraviolet ray transmissivity when carrying out ultra -violet curing to a frame glue, improves solidification efficiency.

Description

Array base palte and display floater
Technical field
This utility model relates to Display Technique field, particularly relates to a kind of array base palte and display floater.
Background technology
Along with the development of science and technology, the conventional display panels merely with display function and the display device including this display floater can not meet the requirement of people.Display floater production firm has been carried out integrated touch controllable function in traditional display floater, forms touch-control display panel.
Existing touch-control display panel has multiple implementation, one of which is: the public electrode on traditional array base palte is divided into multiple strip shaped electric poles, form the first touch control electrode, and multiple second touch control electrode is set on color membrane substrates, first touch control electrode therein sends touch-control and drives signal, by carrying out touching signals detection in the second touch control electrode, above-mentioned first touch control electrode and the second touch control electrode is utilized to combine and realize touch controllable function.
Wherein, above-mentioned the first touch control electrode being positioned at viewing area on array base palte needs to electrically connect with the driving chip of non-display area, touch-control drive signal be sent to each the first touch control electrode realizing driving chip, in prior art, it is common that use metal routing by driving chip and the first corresponding touch control electrode electrical connection.It addition, also can arrange a plurality of data lines in the viewing area of array base palte, this plurality of data lines also can be passed through metal routing and electrically connect with the driving chip of non-display area, to display the transmission of signal.
When array base palte and counter substrate carry out box technique, sealed plastic box is generally used to be packaged, and carry out ultra-violet curing by ultraviolet, right and sealed plastic box generally can be overlapping with the region of above-mentioned metal routing, now, above-mentioned metal routing affects light transmittance, reduces efficiency when sealed plastic box carries out ultra-violet curing.
Utility model content
The purpose of this utility model is in that to propose a kind of array base palte and display floater, it is possible to solving metal routing in prior art affect light transmittance, the problem of efficiency when sealed plastic box is carried out ultra-violet curing by reduction.
For reaching this purpose, this utility model by the following technical solutions:
On the one hand, this utility model provides a kind of array base palte, including:
Viewing area and non-display area, described viewing area includes a plurality of first touch control electrode, and described non-display area is provided with driving chip,
Underlay substrate, described underlay substrate includes a plurality of polysilicon cabling,
Every described first touch control electrode is electrically connected by described polysilicon cabling with described driving chip.
On the other hand, this utility model embodiment additionally provides a kind of display floater, and including above-mentioned array base palte, this array base palte also includes:
A plurality of gate line and a plurality of data lines, described a plurality of gate line extends along a first direction, and described a plurality of data lines extends along second direction, and described first direction and described second direction are intersected;
And a plurality of second touch control electrode, described a plurality of second touch control electrode extends in a first direction and arranges along second direction, and described a plurality of first touch control electrode extends in a second direction and arranges along a first direction.
The array base palte of this utility model embodiment offer and display floater, on this array base palte, viewing area includes a plurality of first touch control electrode, underlay substrate arranges a plurality of polysilicon cabling, wherein every first touch control electrode is electrically connected with driving chip by polysilicon cabling, polysilicon cabling therein is transparent cabling, light transmittance relatively metal routing is high, electrically connected with driving chip by metal routing relative in prior art every the first touch control electrode, uv transmittance when sealed plastic box is carried out ultra-violet curing can be effectively improved, improve curing efficiency.
Accompanying drawing explanation
In order to the technical scheme of this utility model exemplary embodiment is clearly described, below the accompanying drawing used required for describing in embodiment is done one and simply introduce.Obviously, the accompanying drawing introduced is the accompanying drawing of this utility model a part of embodiment to be described, rather than whole accompanying drawings, for those of ordinary skill in the art, under the premise not paying creative work, it is also possible to obtain other accompanying drawing according to these accompanying drawings.
The plan structure schematic diagram of a kind of array base palte that Fig. 1 provides for this utility model embodiment;
The schematic top plan view one of the first connected mode that Fig. 2 A provides for this utility model embodiment;
Fig. 2 B is the schematic cross-section of A1-A2 along Fig. 2 A;
The schematic top plan view two of the first connected mode that Fig. 2 C provides for this utility model embodiment;
The schematic top plan view one of the second connected mode that Fig. 3 A provides for this utility model embodiment;
Fig. 3 B is the schematic cross-section of B1-B2 along Fig. 3 A;
The schematic top plan view two of the second connected mode that Fig. 3 C provides for this utility model embodiment;
Fig. 4 A is that in this utility model embodiment, polysilicon routing region compares schematic diagram one with the cross section of TFT regions;
Fig. 4 B is that in this utility model embodiment, polysilicon routing region compares schematic diagram two with the cross section of TFT regions;
The schematic top plan view of the display floater that Fig. 5 A provides for this utility model embodiment;
Fig. 5 B is the schematic cross-section of C1-C2 along Fig. 5 A.
Detailed description of the invention
For making the purpose of this utility model, technical scheme and advantage clearly, below with reference to the accompanying drawing in this utility model embodiment, by detailed description of the invention, it is fully described by the technical solution of the utility model.Obviously; described embodiment is a part of embodiment of the present utility model; rather than whole embodiments; based on embodiment of the present utility model; the every other embodiment that those of ordinary skill in the art obtain under the premise not making creative work, each falls within protection domain of the present utility model.
This utility model embodiment provides a kind of array base palte.The schematic top plan view of a kind of array base palte that Fig. 1 provides for this utility model embodiment.As shown in Figure 1, this array base palte includes viewing area 1 and non-display area 2, wherein viewing area 1 includes a plurality of first touch control electrode 11, non-display area 2 is provided with driving chip 21, this array base palte also includes underlay substrate 3, and on underlay substrate 3, include a plurality of polysilicon cabling 31, wherein polysilicon cabling 31 can be correspondingly arranged with every first touch control electrode 11, and namely every first touch control electrode 11 is electrically connected with driving chip 21 by polysilicon cabling 31.
The array base palte that this utility model embodiment provides, wherein every first touch control electrode 11 is electrically connected with driving chip 21 by polysilicon cabling 31, polysilicon cabling 31 therein is transparent cabling, light transmittance relatively metal routing is high, electrically connected with driving chip 21 by metal routing relative in prior art every the first touch control electrode 11, uv transmittance when sealed plastic box is carried out ultra-violet curing can be effectively improved, improve curing efficiency.
Concrete, the polysilicon cabling 31 provided in this utility model above-described embodiment and the non-same layer of the first touch control electrode 11 are arranged, generally the first touch control electrode 11 is arranged on the top of polysilicon cabling 31, connected mode for the first touch control electrode 11 and polysilicon cabling 31, specifically can include two kinds of situations, the first the first touch control electrode 11 electrically connects with corresponding polysilicon cabling 31 either directly through via, it two is arrange metallic connection parts, wherein the first touch control electrode 11 first passes through via and electrically connects with metallic connection parts, metallic connection parts electrically connects with polysilicon cabling 31 again through via.
For the first situation, specifically may refer to Fig. 2 A and Fig. 2 B, wherein the schematic top plan view of the first connected mode that Fig. 2 A provides for this utility model embodiment, Fig. 2 B is the schematic cross-section of A1-A2 along Fig. 2 A.As shown in above-mentioned Fig. 2 A and Fig. 2 B, wherein the first touch control electrode 11 is arranged on above polysilicon cabling 31, and and polysilicon cabling 31 between be provided with the first insulating barrier 32, first end of polysilicon cabling 31 electrically connects with driving chip 21, and the first touch control electrode 11 is electrically connected with the second end of polysilicon cabling 31 by the first via 33 in the first insulating barrier 32.Wherein in Fig. 2 A illustrated embodiment, the number of first via 33 corresponding with every first touch control electrode 11 is 1, additionally, as shown in Figure 2 C, multiple first via 33 can also be set, the plurality of first via 33 is arranged between the first touch control electrode 11 and polysilicon cabling 31 with form in parallel, it is possible to be effectively improved electrical connection properties therebetween.
For the second situation, specifically may refer to Fig. 3 A and Fig. 3 B, wherein the schematic top plan view of the second connected mode that Fig. 3 A provides for this utility model embodiment, Fig. 3 B is the schematic cross-section of B1-B2 along Fig. 3 A.As shown in above-mentioned Fig. 3 A and Fig. 3 B, polysilicon cabling 31 is provided above the second insulating barrier 34, second insulating barrier 34 is provided above first metallic connection parts 35 corresponding with every polysilicon cabling 31, first metallic connection parts 35 is provided above the 3rd insulating barrier 36, first touch control electrode 11 is arranged on above the 3rd insulating barrier 36, every the first touch control electrode 11 is connected with the first corresponding metallic connection parts 35 by the 3rd via 37 in the 3rd insulating barrier 36, first end of polysilicon cabling 31 electrically connects with driving chip 21, and each first metallic connection parts 35 is electrically connected with the second end of polysilicon cabling 31 by second via 38 of 34 in the second insulating barrier.Wherein in Fig. 3 A illustrated embodiment, second via 38 corresponding with often overlapping the first touch control electrode 11 and the number of the 3rd via 37 are 1, it addition, as shown in Figure 3 C, it is also possible to multiple second via 38 and multiple 3rd via 37 are set.In the present embodiment, it is provided with the first metallic connection parts 35, electrically connects with the first touch control electrode 11 and polysilicon cabling 31 respectively, relative to directly the first touch control electrode 11 and polysilicon cabling 31 being electrically connected, it is possible to be effectively improved electrical connection properties.
Further, shown in above-mentioned Fig. 1, Fig. 2 A and Fig. 3 A, wherein can also include a plurality of data lines 12 in the viewing area 1 of array base palte, and shown in above-mentioned Fig. 2 A and Fig. 3 A, underlay substrate can also arrange multiple thin film transistor (TFT) 13, the plurality of thin film transistor (TFT) 13 also is located at the viewing area 1 of array base palte, and arranges with each pixel electrode 15 one_to_one corresponding, and the thin film transistor (TFT) 13 in the viewing area 1 of array base palte can be arranged in arrays.
In this utility model embodiment, wherein polysilicon cabling 31 can be arranged with layer with the polysilicon layer of above-mentioned multiple thin film transistor (TFT)s 13, concrete, Fig. 4 A is that in this utility model embodiment, polysilicon routing region compares schematic diagram one with the cross section of TFT regions, as shown in Figure 4 A, wherein polysilicon routing region can be consistent with the structure described in Fig. 2 B, polysilicon cabling 31 therein electrically connects with the first touch control electrode 11 either directly through the first via 33, and in TFT regions, for the schematic cross-section of A3-A4 along Fig. 2 A, wherein thin film transistor (TFT) 13 includes grid 133 successively, cover the gate insulator 134 on grid 133, it is positioned at the polysilicon layer 135 on gate insulator 134, the source electrode 131 contacted with polysilicon layer 135 and drain electrode 132, wherein the source electrode 131 of thin film transistor (TFT) 13 electrically connects with data wire, the drain electrode 132 of thin film transistor (TFT) electrically connects with corresponding pixel electrode 15, wherein polysilicon layer 135 can be made with layer and in same processing technology with polysilicon cabling 31, such polysilicon cabling 31 does not need independent processing procedure, can complete in the processing technology of original array base palte.
Additionally, Fig. 4 B is that in this utility model embodiment, polysilicon routing region compares schematic diagram two with the cross section of TFT regions, wherein polysilicon routing region is consistent with the structure shown in Fig. 3 B, polysilicon cabling 31 is electrically connected with the first metallic connection parts 35 by the second via 38, first metallic connection parts 35 is electrically connected with the first touch control electrode 11 by the 3rd via 37, in TFT regions, for the schematic cross-section of A3-A4 along Fig. 2 A, its structure is consistent with Fig. 4 A, now polysilicon layer 135 can also be made with layer and in same processing technology with polysilicon cabling 31, such polysilicon cabling 31 does not need independent processing procedure, can complete in the processing technology of original array base palte.It addition, in that case, for the first metallic connection parts 35, it can arrange with layer with the data wire 12 of viewing area and make in same processing technology, and concrete, as shown in Figure 4 B, data wire 12 is disposed adjacent with the source electrode 131 of thin film transistor (TFT) 13.Such first metallic connection parts 35 does not need independent processing procedure, it is possible to complete in the processing technology of original array base palte.
Additionally, in this utility model each embodiment shown in the drawings above-mentioned, array base palte therein is applied to lcd technology, and on array base palte, include common electrode layer, and this common electrode layer includes multiple electrode block insulated from each other, this electrode block is multiplexed with above-mentioned first touch control electrode 11, utilize the liquid crystal indicator that the present embodiment completes, operationally can be divided into touch-control time period and display time period, and touch control detection signal can be sent to the first touch control electrode 11 in the touch-control time period, and send public voltage signal in the display time period to the first touch control electrode 11, to use as common electrode layer.The first touch control electrode 11 on the array base palte that the present embodiment provides does not need extra processing procedure, it is possible to complete in the processing technology of original array base palte.
This utility model embodiment additionally provides a kind of display floater, and this display floater includes the array base palte shown in any of the above-described embodiment and a plurality of second touch control electrode, and array base palte therein includes a plurality of gate line and a plurality of data lines.
Concrete, the schematic top plan view of the display floater that Fig. 5 A provides for this utility model embodiment, as shown in Figure 5A, display floater includes array base palte and a plurality of second touch control electrode 41, array base palte wherein includes a plurality of data lines 12 and a plurality of gate line 14, this a plurality of data lines 12 and a plurality of gate line 14 are arranged on the viewing area 1 of array base palte, non-display area 2 at array base palte is provided with driving chip 21, wherein, a plurality of gate line 14 X along a first direction extends, a plurality of data lines 12 extends along second direction Y, above-mentioned first direction X and above-mentioned second direction Y intersects;A plurality of second touch control electrode 41 X in the first direction extends and arranges along second direction, and a plurality of first touch control electrode 11 Y in a second direction extends and X arrangement along a first direction.
The display floater that this utility model embodiment provides, wherein the first touch control electrode 11 is arranged along the direction parallel with data wire 12, and the second touch control electrode 41 is arranged along the direction parallel with gate line 14, wherein when carrying out touch control detection, can the first touch control electrode 11 as touch-control drive electrode, send touch-control to the first touch control electrode 11 and drive signal, the second touch control electrode 41, obtain touch control detection signal, to determine position of touch.Concrete, wherein the first touch control electrode 11 on array base palte is electrically connected with driving chip 21 by polysilicon cabling 31 according to what above-described embodiment provided, polysilicon cabling 31 therein is transparent cabling, light transmittance relatively metal routing is high, electrically connected with driving chip 21 by metal routing relative in prior art every the first touch control electrode 11, uv transmittance when sealed plastic box is carried out ultra-violet curing can be effectively improved, improve curing efficiency.
Further, Fig. 5 B is the schematic cross-section of C1-C2 along Fig. 5 A, as shown in Figure 5 B, wherein display floater also includes the counter substrate 40 that is oppositely arranged with array base palte 10, counter substrate 40 includes a plurality of second touch control electrode 41, in the embodiment shown in Fig. 5 B, second touch control electrode 41 therein is arranged on the counter substrate 40 one side towards array base palte 10, and in other cases, second touch control electrode 41 can also be arranged on the counter substrate 40 one side away from array base palte 10, or directly the second touch control electrode 41 is arranged on array base palte 10, and arrange with the first touch control electrode 11 insulation.
It addition, as shown in Figure 5 B, display floater also includes the sealed plastic box 50 being arranged between array base palte 10 and counter substrate 40, and on the direction being perpendicular to underlay substrate 3 of display floater, sealed plastic box 50 overlaps with a plurality of polysilicon cabling 31 on array base palte 10.Owing to polysilicon cabling 31 is transparent cabling, light transmittance relatively metal routing is high, electrically connected with driving chip by metal routing relative in prior art every the first touch control electrode 11, it is possible to be effectively improved uv transmittance when sealed plastic box is carried out ultra-violet curing, improve curing efficiency.
Above are only preferred embodiment of the present utility model and the know-why used.This utility model is not limited to specific embodiment described here, the various significant changes that can carry out for a person skilled in the art, readjusts and substitutes all without departing from protection domain of the present utility model.Therefore, although this utility model being described in further detail by above example, but this utility model is not limited only to above example, when conceiving without departing from this utility model, other Equivalent embodiments more can also be included, and scope of the present utility model is determined by scope of the claims.

Claims (9)

1. an array base palte, it is characterised in that including:
Viewing area and non-display area, described viewing area includes a plurality of first touch control electrode, and described non-display area is provided with driving chip,
Underlay substrate, described underlay substrate includes a plurality of polysilicon cabling,
Every described first touch control electrode is electrically connected by described polysilicon cabling with described driving chip.
2. array base palte according to claim 1, it is characterized in that, described first touch control electrode is arranged on above described polysilicon cabling, and and described polysilicon cabling between be provided with the first insulating barrier, first end of described polysilicon cabling electrically connects with described driving chip, and described first touch control electrode is electrically connected with the second end of described polysilicon cabling by least one first via in described first insulating barrier.
3. array base palte according to claim 1, it is characterized in that, described polysilicon cabling is provided above the second insulating barrier, described second insulating barrier is provided above first metallic connection parts corresponding with polysilicon cabling every described, described first metallic connection parts is provided above the 3rd insulating barrier, described first touch control electrode is arranged on above described 3rd insulating barrier, every described first touch control electrode is connected with the first corresponding metallic connection parts by least one the 3rd via in described 3rd insulating barrier, first end of described polysilicon cabling electrically connects with described driving chip, and each described first metallic connection parts is electrically connected with the second end of described polysilicon cabling by least one second via in described second insulating barrier.
4. array base palte according to claim 3, it is characterised in that described viewing area also includes a plurality of data lines, and described first metallic connection parts is arranged with layer with described a plurality of data lines.
5. array base palte according to claim 1, it is characterised in that be additionally provided with multiple thin film transistor (TFT) on described underlay substrate, the polysilicon layer of described polysilicon cabling and the plurality of thin film transistor (TFT) is arranged with layer.
6. according to the arbitrary described array base palte of claim 1-5, it is characterised in that described array base palte also includes common electrode layer, and described common electrode layer includes multiple electrode block insulated from each other, and described electrode block is multiplexed with described first touch control electrode.
7. a display floater, it is characterised in that including the arbitrary described array base palte of claim 1-6 and a plurality of second touch control electrode, described array base palte also includes:
A plurality of gate line and a plurality of data lines, described a plurality of gate line extends along a first direction, and described a plurality of data lines extends along second direction, and described first direction and described second direction are intersected;
Described a plurality of second touch control electrode extends in a first direction and arranges along second direction, and described a plurality of first touch control electrode extends in a second direction and arranges along a first direction.
8. display floater according to claim 7, it is characterised in that also include the counter substrate being oppositely arranged with described array base palte, described counter substrate includes described a plurality of second touch control electrode.
9. display floater according to claim 8, it is characterized in that, also include the sealed plastic box being arranged between described array base palte and described counter substrate, on the direction being perpendicular to described underlay substrate of described display floater, described sealed plastic box overlaps with a plurality of polysilicon cabling on described array base palte.
CN201521135484.7U 2015-12-31 2015-12-31 Array substrate and display panel Active CN205353532U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201521135484.7U CN205353532U (en) 2015-12-31 2015-12-31 Array substrate and display panel

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201521135484.7U CN205353532U (en) 2015-12-31 2015-12-31 Array substrate and display panel

Publications (1)

Publication Number Publication Date
CN205353532U true CN205353532U (en) 2016-06-29

Family

ID=56172407

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201521135484.7U Active CN205353532U (en) 2015-12-31 2015-12-31 Array substrate and display panel

Country Status (1)

Country Link
CN (1) CN205353532U (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106932990A (en) * 2017-05-16 2017-07-07 上海中航光电子有限公司 The preparation method of display panel, display device and display panel
CN107544189A (en) * 2017-10-20 2018-01-05 上海天马微电子有限公司 A kind of array base palte, display panel and display device
CN109725758A (en) * 2017-10-27 2019-05-07 乐金显示有限公司 Touch display unit and display panel
CN110297370A (en) * 2018-12-11 2019-10-01 友达光电股份有限公司 Device substrate
CN110703946A (en) * 2019-09-30 2020-01-17 上海天马有机发光显示技术有限公司 Display panel and display device
WO2020062480A1 (en) * 2018-09-30 2020-04-02 重庆惠科金渝光电科技有限公司 Display apparatus and display device
CN112086576A (en) * 2020-09-07 2020-12-15 武汉华星光电半导体显示技术有限公司 Display panel and manufacturing method
WO2023070427A1 (en) * 2021-10-28 2023-05-04 京东方科技集团股份有限公司 Display panel and display device

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106932990A (en) * 2017-05-16 2017-07-07 上海中航光电子有限公司 The preparation method of display panel, display device and display panel
CN106932990B (en) * 2017-05-16 2020-05-15 上海中航光电子有限公司 Display panel, display device and manufacturing method of display panel
CN107544189B (en) * 2017-10-20 2020-05-15 上海天马微电子有限公司 Array substrate, display panel and display device
CN107544189A (en) * 2017-10-20 2018-01-05 上海天马微电子有限公司 A kind of array base palte, display panel and display device
CN109725758A (en) * 2017-10-27 2019-05-07 乐金显示有限公司 Touch display unit and display panel
US11703982B2 (en) 2017-10-27 2023-07-18 Lg Display Co., Ltd. Touch display device and display panel with reduced signal noise
WO2020062480A1 (en) * 2018-09-30 2020-04-02 重庆惠科金渝光电科技有限公司 Display apparatus and display device
CN110297370A (en) * 2018-12-11 2019-10-01 友达光电股份有限公司 Device substrate
CN110297370B (en) * 2018-12-11 2022-08-26 友达光电股份有限公司 Element substrate
CN110703946A (en) * 2019-09-30 2020-01-17 上海天马有机发光显示技术有限公司 Display panel and display device
CN110703946B (en) * 2019-09-30 2024-05-07 武汉天马微电子有限公司 Display panel and display device
CN112086576A (en) * 2020-09-07 2020-12-15 武汉华星光电半导体显示技术有限公司 Display panel and manufacturing method
CN112086576B (en) * 2020-09-07 2022-09-09 武汉华星光电半导体显示技术有限公司 Display panel and manufacturing method
WO2023070427A1 (en) * 2021-10-28 2023-05-04 京东方科技集团股份有限公司 Display panel and display device
GB2621953A (en) * 2021-10-28 2024-02-28 Boe Technology Group Co Ltd Display panel and display device

Similar Documents

Publication Publication Date Title
CN205353532U (en) Array substrate and display panel
CN106951125B (en) A kind of touch-control display panel and touch control display apparatus
CN103941507B (en) Array substrate, display panel and display device
CN103760702B (en) Display panel
CN104865756B (en) Array base palte, display panel and display device
CN104793386B (en) Touch-control array substrate, liquid crystal display panel and liquid crystal display device
CN104699316B (en) Array base palte, display panel and display device
CN104977740A (en) Display substrate and preparation method thereof, and display apparatus
CN104731412A (en) Array substrate, display panel and display device
US10748940B2 (en) TFT substrate having data lines as touch driving electrode and common electrodes as touch sensing electrode and touch display panel using same
CN104793421A (en) Array substrate, display panel and display device
CN106886107A (en) Display panel
CN106200162A (en) A kind of array base palte, display floater and display device
CN106094272A (en) A kind of display base plate, its manufacture method and display device
CN100437238C (en) Liquid crystal display device
CN104020604A (en) Two-sided transparent display device
CN102629052A (en) Liquid crystal display panel, driving method of liquid crystal display panel and liquid crystal display device
CN106681044A (en) Touch control display panel and touch control display device
CN105093606A (en) An array substrate, a liquid crystal display panel and a liquid crystal display device
CN111708237B (en) Array substrate, display panel and display device
CN107817638B (en) Array substrate, display panel and display device
CN103926768A (en) Array substrate, display panel and display device
CN104793387A (en) Display panel and display device
CN108490666B (en) Display device and array substrate thereof
CN104035235A (en) Liquid crystal display

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant