CN205176554U9 - Complementary low temperature of keeping apart of passageway floats speed regulator testing arrangement of collection - Google Patents

Complementary low temperature of keeping apart of passageway floats speed regulator testing arrangement of collection Download PDF

Info

Publication number
CN205176554U9
CN205176554U9 CN201520939506.9U CN201520939506U CN205176554U9 CN 205176554 U9 CN205176554 U9 CN 205176554U9 CN 201520939506 U CN201520939506 U CN 201520939506U CN 205176554 U9 CN205176554 U9 CN 205176554U9
Authority
CN
China
Prior art keywords
circuit
signal
passage
analog signal
analog
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201520939506.9U
Other languages
Chinese (zh)
Other versions
CN205176554U (en
Inventor
马水良
孟佐宏
于任鑫
舒荣
郑英丙
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Zhongke Huaheng Technology Co Ltd
Original Assignee
Shenzhen Zhongke Huaheng Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Zhongke Huaheng Technology Co Ltd filed Critical Shenzhen Zhongke Huaheng Technology Co Ltd
Priority to CN201520939506.9U priority Critical patent/CN205176554U9/en
Application granted granted Critical
Publication of CN205176554U publication Critical patent/CN205176554U/en
Publication of CN205176554U9 publication Critical patent/CN205176554U9/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Amplifiers (AREA)
  • Tests Of Electronic Circuits (AREA)

Abstract

The utility model provides a passageway is complementary keeps apart low temperature and floats the adjuster testing arrangement of collection, includes power supply system, processing system, data acquisition system, signal output system and data transmission system, processing system includes DSP data processing circuit, communication circuit and analog signal processing circuit, data acquisition system includes analog signal input module, 2 passageway frequency input circuit, 3 channel switchs volume input circuit, the signal output system includes 2 passageways simulation signal output circuit, 2 passageway frequency output circuit and 3 channel switchs volume output circuit, analog signal input module includes mixed analog signal input circuit of 8 passageways and analog signal modulate circuit, 8 A analog signal modulate circuit is all connected to every passageway among the passageway hybrid simulation signal input circuit, the utility model discloses guarantee data transmission's the stability and the precision of data, taken into account the high -speed collection of data and transmission and high accuracy high stability, had good market using value.

Description

The speed regulator test device that a kind of passage complementation isolation Low Drift Temperature gathers
Technical field
This utility model relates to a kind of speed regulator test device, particularly relates to the speed regulator test device that a kind of passage complementation isolation Low Drift Temperature gathers。
Background technology
Along with China's power construction scale constantly expand and country is to the requirement increasingly stringent of safety in production and specification, and to the urgent needs that high efficiency of energy utilizes, detection and maintenance work in hydro-electric power generation equipment are also increasingly paid attention to。And water power power benefit and safe operation are all very important contents by the performance of hydrogovernor, detect that the speed regulator tester demand in water power field is also more and more higher for hydrogovernor performance。Traditional speed regulator tester realizes data high-speed collection and transmission at the same time and high-precision and high-stability aspect cannot be taken into account always, and this is primarily due to multichannel isolation circuit and has power consumption greatly, poor heat radiation, high speed acquisition circuit, the problems such as precision is not enough。Along with the construction of hydropower stations and maintenance work increasingly specification, hydrogovernor is detected, and requirement is also more and more higher, in speed regulator detection work, also increasingly payes attention to stability and the reliability of Monitoring Data。Prior art existing defects, it is necessary to improve。
Utility model content
In order to solve the defect that prior art exists, its utility model provides a kind of can ensure that the speed regulator test device that data are stablized more and the isolation Low Drift Temperature of passage complementation accurately gathers under ensureing high-speed data isolation collection situation。
The technical scheme that this utility model provides, the speed regulator test device that a kind of passage complementation isolation Low Drift Temperature gathers, including electric power system, process system, data collecting system, signal output system and data transmission system;Described process system is connected with electric power system, data collecting system, signal output system and data transmission system respectively;Described process system includes DSP data processing circuit, telecommunication circuit and analog signal processing circuit;Described data collecting system includes analogue signal input module, 2 channel frequence input circuits, 3 channel switching amount input circuits;Described signal output system includes 2 channel analog signal output circuits, 2 channel frequence output circuits and 3 channel switching amount output circuits;The ethernet communication system that described data transmission system is is core with W5300 chip;Described analogue signal input module includes 8 passage hybrid analog-digital simulation signal input circuit and analog signal conditioner circuit, and in described 8 passage hybrid analog-digital simulation signal input circuits, each passage is all connected with an analog signal conditioner circuit。
Preferably, described analog signal conditioner circuit includes current signal conditioning circuit and voltage signal conditioning circuit;Described current signal conditioning circuit includes electric current input interface, current signal input modulate circuit, current signal isolation circuit and rear class current signal conditioning circuit;Described voltage signal conditioning circuit includes voltage input interface, voltage signal input modulate circuit, voltage signal isolation circuit and rear class voltage signal conditioning circuit;Described rear class current signal conditioning circuit and rear class voltage signal conditioning circuit are all connected with described analog signal processing circuit。
Preferably, the current signal that described current signal conditioning circuit and voltage signal conditioning circuit gather uses as complementation with voltage signal。
Preferably, described analog signal processing circuit includes current signal process circuit and voltage signal processing circuit。
Preferably, described 2 channel frequence input circuits include pressure limiting circuit, frequency signal modulate circuit, frequency signal isolation circuit and frequency signal drive circuit。
Preferably, described 2 channel frequence output circuits include Schmitt trigger circuit one, high-speed isolated photoelectric coupled circuit one and operation amplifier circuit。
Preferably, described 3 channel switching amount input circuits and 3 channel switching amount output circuits all include high-speed isolated photoelectric coupled circuit two and Schmitt trigger circuit two。
This utility model is relative to the beneficial effect of prior art, and analog signal channel provided by the utility model all comprises voltage and current input function;All analog signal channels are respectively provided with independent humidity drift and compensate and time drift function;Achieve 8 passage hybrid guided mode analog quantity high speed acquisition and high speed data transfer functions;Isolate in collection situation at data high-speed, it is ensured that data are more stable and accurate;This utility model ensure that the precision of stability that data transmit and data, has taken into account data high-speed collection and transmission and high-precision and high-stability, has had good market using value。
Accompanying drawing explanation
Fig. 1 is this utility model integrated connection schematic diagram;
Fig. 2 is utility model analog signal conditioner circuit connection diagram。
Detailed description of the invention
For the ease of understanding this utility model, below in conjunction with the drawings and specific embodiments, this utility model is described in detail。Accompanying drawing gives preferred embodiment of the present utility model。But, this utility model can realize in many different forms, however it is not limited to the embodiment described by this specification。On the contrary, the purpose providing these embodiments is to make the understanding to disclosure of the present utility model more thorough comprehensively。
It should be noted that be referred to as " being fixed on " another element when element, it can directly on another element or can also there is element placed in the middle。When an element is considered as " connection " another element, it can be directly to another element or may be simultaneously present centering elements。Term " vertical ", " level ", "left", "right" and similar statement that this specification uses are for illustrative purposes only。
Unless otherwise defined, all of technology that this specification uses and scientific terminology are identical with belonging to the implication that those skilled in the art of the present utility model are generally understood that。This specification is intended merely at term used in the description of the present utility model the purpose describing specific embodiment, is not intended to restriction this utility model。
Below in conjunction with accompanying drawing, the speed regulator test device of a kind of passage complementation isolation Low Drift Temperature collection of this utility model is elaborated。
As depicted in figs. 1 and 2, the speed regulator test device that a kind of passage complementation isolation Low Drift Temperature gathers, including electric power system, process system, data collecting system, signal output system and data transmission system;Described process system is connected with electric power system, data collecting system, signal output system and data transmission system respectively;Described process system includes DSP data processing circuit, telecommunication circuit and analog signal processing circuit;Described analog signal processing circuit includes current signal and processes circuit and voltage signal processing circuit;Described data collecting system includes analogue signal input module, 2 channel frequence input circuits, 3 channel switching amount input circuits;Described 2 channel frequence input circuits include pressure limiting circuit, frequency signal modulate circuit, frequency signal isolation circuit and frequency signal drive circuit;Described signal output system includes 2 channel analog signal output circuits, 2 channel frequence output circuits and 3 channel switching amount output circuits;Described 3 channel switching amount input circuits and 3 channel switching amount output circuits all include high-speed isolated photoelectric coupled circuit two and Schmitt trigger circuit two;Described 2 channel frequence output circuits include Schmitt trigger circuit one, high-speed isolated photoelectric coupled circuit one and operation amplifier circuit。
The ethernet communication system that described data transmission system is is core with W5300 chip;Described analogue signal input module includes 8 passage hybrid analog-digital simulation signal input circuit and analog signal conditioner circuit, and in described 8 passage hybrid analog-digital simulation signal input circuits, each passage is all connected with an analog signal conditioner circuit;Described analog signal conditioner circuit includes current signal conditioning circuit and voltage signal conditioning circuit;Described current signal conditioning circuit includes electric current input interface, current signal input modulate circuit, current signal isolation circuit and rear class current signal conditioning circuit;Described voltage signal conditioning circuit includes voltage input interface, voltage signal input modulate circuit, voltage signal isolation circuit and rear class voltage signal conditioning circuit;Described rear class current signal conditioning circuit and rear class voltage signal conditioning circuit are all connected with described analog signal processing circuit;The current signal that described current signal conditioning circuit and voltage signal conditioning circuit gather uses as complementation with voltage signal。
Described data collecting system includes analogue signal input module, 2 channel frequence input circuits, 3 channel switching amount input circuits, described analogue signal input module includes 8 passage hybrid analog-digital simulation signal input circuit and analog signal conditioner circuit, complete following task: 8 passage hybrid analog-digital simulation signal input circuits gather 16 analogue signals, and each passage comprises a channel current signal and a voltage signal passage;Gather 3 channel switching amount signals;Gather 2 channel frequence amount signals。
The current signal that described current signal conditioning circuit and voltage signal conditioning circuit gather uses as complementation with voltage signal, namely when appointment analog input signal passage is channel current signal, then the voltage signal that corresponding analog input signal passage collects is as the compensation calculation value of current signal;Otherwise, it is intended that when analog input signal passage is voltage signal passage, then the current signal that corresponding analog input signal passage collects is as the compensation calculation value of voltage signal。
In realizing analogue signal complementation gatherer process, DSP internal processes uses following processing method when writing:
1, for calculating simulation amount input signal values, the current signal input channel to analog input signal passage and the independent calibration of voltage signal input channel are needed when dispatching from the factory。
2, when rate determining voltage signal passage, analog digital conversion code ADCV0 measured time simultaneously by channel current signal zero load is recorded and stored in eeprom circuit;In like manner, when calibration channel current signal, analog digital conversion code ADCI0 measured time simultaneously by voltage signal passage zero load is recorded and stored in EEPROM。
3, owing to the voltage signal passage in analog input signal passage adopts identical process circuit structure with channel current signal, and it is in approximated position in circuit, therefore there is identical temperature sensation, it may have close temperature drift trend。
Therefore, carry out data acquisition set value in the application every time, if what analog input signal passage was currently used is current signal, then voltage input interface will not access signal, the temperature drift value (referring to ADC code) that the current signal relative rate timing now recorded occurs, the drift value (referring to ADC code) surveyed with voltage signal has close drift value, now deducts, by the channel current signal value collected, the drift value that voltage signal records, and gets final product the actual numerical value that corrective current signal records;If analog input signal passage uses voltage signal, then need to use channel current signal to compensate。
Analog signal conditioner circuit include input interface, with LM258 chip be core analogue signal input modulate circuit, with the IS0124 analog signal isolating circuit being core and be core with LM258 chip rear class analog signal conditioner circuit。
Described 3 channel switching amount input circuits and 3 channel switching amount output circuits all include high-speed isolated photoelectric coupled circuit two and Schmitt trigger circuit two, on-off model is by, after high-speed isolated photoelectric coupled circuit two, being transferred to DSP data processing circuit then through Schmitt trigger circuit two 74HC14;DSP data processing circuit drives high-speed isolated photoelectric coupled circuit two output to OC gate circuit by Schmitt trigger circuit two 74HC14, thus externally producing the on-off model of OC gate signal characteristic。
Described 2 channel analog signal output circuits, wherein a road is 4 ~ 20mA signal output apparatus, and another road is 0 ~ 10V signal output apparatus;Analog signal output circuit is with DAC chip TLV5618AID for processing core, with compound transistor MDJ122 for signal drive circuit。
Analog signal processing circuit, in SPI communication mode, carries out data communication with TLV5618AID chip after optocoupler 6N137 isolates;TLV5618AID exports the corresponding fundamental voltage analogue value to corresponding analog output channel after receiving analog signal processing circuit output order;Fundamental voltage analogue signal is output as 4 ~ 20mA current signal or 0 ~ 10V voltage signal of standard after the signal condition and drive circuit of LM358 chip and MDJ122 chip composition。
Described 2 channel frequence input circuits include pressure limiting circuit that two is core with the SM4007 chip of incorgruous parallel connection, with LF411CP chip be core frequency signal modulate circuit, isolate circuit with the TIL177 frequency signal being core and frequency signal drive circuit that Schmidt trigger 74HC14 is core。
The frequency signal of outside 0.2~300V peak value isolates circuit through pressure limiting circuit and the frequency signal that frequency signal modulate circuit conditioning rear drive TIL117 is core that LF411CP chip is core of SM4007 chip, and signal is passed to the I/O mouth circuit with capturing function by the frequency signal drive circuit that Schmidt trigger 74HC14 is core after the frequency signal isolation circuit that TIL117 is core。
2 channel frequence output circuits include Schmidt trigger 74HC14 circuit one, high-speed isolated optocoupler TIL117 circuit one and UA741C operation amplifier circuit;From DSP data processing circuit, the digital signal of 0 ~ 3.3V of output is input to, after Schmidt trigger 74HC14 circuit one and high-speed isolated optocoupler TIL117 circuit one are isolated, the signal comparator circuit that UA41C is core, is converted to the frequency output signal of-10 ~ 10V amplitude afterwards。
The ethernet communication system that described data transmission system is is core with W5300 chip, telecommunication circuit and W5300 chip carry out data interaction by the parallel bus of 16 bit widths。
Telecommunication circuit first passes through the running parameter of bus configuration W5300 chip after starting, and including IP address, COM1, operating protocol, data buffer storage parameter, W5300 chip can carry out data communication with miscellaneous equipment on Ethernet after having configured。
It should be noted that above-mentioned each technical characteristic continues to be mutually combined, form various embodiments not enumerated above, be accordingly to be regarded as the scope that this utility model description is recorded;Further, for those of ordinary skills, it is possible to improved according to the above description or convert, and all these improve and conversion all should belong to the protection domain of this utility model claims。

Claims (7)

1. the speed regulator test device that a passage complementation isolation Low Drift Temperature gathers, it is characterised in that include electric power system, process system, data collecting system, signal output system and data transmission system;Described process system is connected with electric power system, data collecting system, signal output system and data transmission system respectively;Described process system includes DSP data processing circuit, telecommunication circuit and analog signal processing circuit;Described data collecting system includes analogue signal input module, 2 channel frequence input circuits, 3 channel switching amount input circuits;Described signal output system includes 2 channel analog signal output circuits, 2 channel frequence output circuits and 3 channel switching amount output circuits;The ethernet communication system that described data transmission system is is core with W5300 chip;Described analogue signal input module includes 8 passage hybrid analog-digital simulation signal input circuit and analog signal conditioner circuit, and in described 8 passage hybrid analog-digital simulation signal input circuits, each passage is all connected with an analog signal conditioner circuit。
2. the speed regulator test device that a kind of passage complementation isolation Low Drift Temperature gathers according to claim 1, it is characterised in that described analog signal conditioner circuit includes current signal conditioning circuit and voltage signal conditioning circuit;Described current signal conditioning circuit includes electric current input interface, current signal input modulate circuit, current signal isolation circuit and rear class current signal conditioning circuit;Described voltage signal conditioning circuit includes voltage input interface, voltage signal input modulate circuit, voltage signal isolation circuit and rear class voltage signal conditioning circuit;Described rear class current signal conditioning circuit and rear class voltage signal conditioning circuit are all connected with described analog signal processing circuit。
3. the speed regulator test device that a kind of passage complementation isolation Low Drift Temperature gathers according to claim 2, it is characterised in that the current signal that described current signal conditioning circuit and voltage signal conditioning circuit gather uses as complementation with voltage signal。
4. the speed regulator test device that a kind of passage complementation isolation Low Drift Temperature gathers according to claim 1, it is characterised in that described analog signal processing circuit includes current signal and processes circuit and voltage signal processing circuit。
5. the speed regulator test device that a kind of passage complementation isolation Low Drift Temperature gathers according to claim 1, it is characterized in that, described 2 channel frequence input circuits include pressure limiting circuit, frequency signal modulate circuit, frequency signal isolation circuit and frequency signal drive circuit。
6. the speed regulator test device that a kind of passage complementation isolation Low Drift Temperature gathers according to claim 1, it is characterised in that described 2 channel frequence output circuits include Schmitt trigger circuit one, high-speed isolated photoelectric coupled circuit one and operation amplifier circuit。
7. the speed regulator test device that a kind of passage complementation isolation Low Drift Temperature gathers according to claim 1, it is characterized in that, described 3 channel switching amount input circuits and 3 channel switching amount output circuits all include high-speed isolated photoelectric coupled circuit two and Schmitt trigger circuit two。
CN201520939506.9U 2015-11-23 2015-11-23 Complementary low temperature of keeping apart of passageway floats speed regulator testing arrangement of collection Expired - Fee Related CN205176554U9 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201520939506.9U CN205176554U9 (en) 2015-11-23 2015-11-23 Complementary low temperature of keeping apart of passageway floats speed regulator testing arrangement of collection

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201520939506.9U CN205176554U9 (en) 2015-11-23 2015-11-23 Complementary low temperature of keeping apart of passageway floats speed regulator testing arrangement of collection

Publications (2)

Publication Number Publication Date
CN205176554U CN205176554U (en) 2016-04-20
CN205176554U9 true CN205176554U9 (en) 2016-06-22

Family

ID=55740528

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201520939506.9U Expired - Fee Related CN205176554U9 (en) 2015-11-23 2015-11-23 Complementary low temperature of keeping apart of passageway floats speed regulator testing arrangement of collection

Country Status (1)

Country Link
CN (1) CN205176554U9 (en)

Also Published As

Publication number Publication date
CN205176554U (en) 2016-04-20

Similar Documents

Publication Publication Date Title
CN104698421A (en) Electronic current transformer transient transformation delay time measuring device and method
CN103413747B (en) Space plasma measurement apparatus
CN102981041A (en) Battery cell monitoring system
CN206362890U (en) Electronic power switch device junction temperature on-Line Monitor Device, detection circuit
CN206002882U (en) A kind of multiple sensor signal acquisition circuit based on ADS7823
CN205353342U (en) Single -phase carrier wave smart electric meter communication module interface load bearing capability tester
CN203688743U (en) OLED device optical and electrical property testing system
CN203464953U (en) Measurement system based on digital isolation
CN103063905A (en) Single battery voltage isolation detecting system
WO2012083720A1 (en) Real-time online monitoring devices for electromagnetic environment
CN104569899A (en) High-accuracy high-voltage direct-current transformer calibrator
CN103852623B (en) Voltage and current collecting device for capacitive photovoltaic cell
CN205176554U9 (en) Complementary low temperature of keeping apart of passageway floats speed regulator testing arrangement of collection
CN202351356U (en) Intelligent electric measurement and control instrument
CN105629072A (en) System for measuring multiplex resistance
CN201813072U (en) Wireless sensor network measure and control device for prefabricated substations
CN207352394U (en) A kind of data acquisition device of recording instrument without paper
CN203759092U (en) Capacitive photovoltaic cell voltage and current acquisition device
CN203838301U (en) Automatic testing device for pre-amplifier
CN205265663U (en) Acquisition circuit is kept apart to high accuracy analog quantity
CN206906472U (en) A kind of high accuracy number current measurement module
CN204789751U (en) Intelligent ammeter
CN204832369U (en) Detection apparatus for power equipment
CN202974478U (en) An intelligent isolating temperature transmitter
CN206058911U (en) Neutron flux monitoring instrument

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CB03 Change of inventor or designer information

Inventor after: Ma Shuiliang

Inventor after: Meng Zuohong

Inventor after: Yu Renxin

Inventor after: Shu Rong

Inventor after: Zheng Yingbing

Inventor before: Guo Huosheng

Inventor before: Yuan Mingdao

Inventor before: Xu Yunqian

Inventor before: He Huimin

Inventor before: Zhang Xuhui

COR Change of bibliographic data
CGPU Change to patent or to utility model
CU01 Correction of utility model patent

Correction item: Denomination of Utility Model|Inventor

Correct: Speed regulator testing device for channel complementary isolation low temperature drift collection|Ma Shuiliang|Meng Zuohong|Yu Renxin|Shu Rong|Zheng Yingbing

False: Regulator testing device for channel complementary isolation low temperature drift collection|Guo Huosheng|Yuan Mingdao|Xu Yunqian|He Huimin|Zhang Xuhui

Number: 16

Page: full text

Volume: 32

CU03 Correction of utility model patent gazette

Correction item: Denomination of Utility Model|Inventor

Correct: Speed regulator testing device for channel complementary isolation low temperature drift collection|Ma Shuiliang|Meng Zuohong|Yu Renxin|Shu Rong|Zheng Yingbing

False: Regulator testing device for channel complementary isolation low temperature drift collection|Guo Huosheng|Yuan Mingdao|Xu Yunqian|He Huimin|Zhang Xuhui

Number: 16

Volume: 32

ERR Gazette correction
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20160420

Termination date: 20161123