CN205176095U - Microsound scope - Google Patents

Microsound scope Download PDF

Info

Publication number
CN205176095U
CN205176095U CN201520709999.7U CN201520709999U CN205176095U CN 205176095 U CN205176095 U CN 205176095U CN 201520709999 U CN201520709999 U CN 201520709999U CN 205176095 U CN205176095 U CN 205176095U
Authority
CN
China
Prior art keywords
unit
output terminal
microsound
resistance
input end
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201520709999.7U
Other languages
Chinese (zh)
Inventor
许宜申
周思阳
肖龙飞
张朵
吴茂成
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou University
Original Assignee
Suzhou University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou University filed Critical Suzhou University
Priority to CN201520709999.7U priority Critical patent/CN205176095U/en
Application granted granted Critical
Publication of CN205176095U publication Critical patent/CN205176095U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Amplifiers (AREA)

Abstract

The utility model provides a microsound scope includes: input and signal input part link to each other, decay unit that the input of output and automatic gain unit links to each other, the input with the output of automatic gain unit links to each other, buffer unit that output and signal converting unit's input links to each other, the input with signal converting unit's output links to each other, AD conversion unit that the input of output and FPGA unit links to each other, the FPGA unit still simultaneously with MCU and the automatic gain unit links to each other, with button, potentiometre the control unit and display element that MCU links to each other. This oscilloscope adopts analog link simple relatively, and data processing and display control etc. Are accomplished by FPGA and MCU, are the oscilloscope of single channel moreover, have reduced components and parts, at reduce cost, on reduced size's the basis, have realized essential signal detection and data processing, can satisfy essential signal detection demand.

Description

A kind of microsound scope
Technical field
The application designs portable type measuring technical field, particularly relates to a kind of microsound scope.
Background technology
Oscillograph is as one of the most frequently used instrument of Electronics Engineer, it is a kind of purposes electronic measuring instrument very widely, can be used for the parameter such as amplitude, frequency, harmonic wave of measuring-signal, it can become invisible converting electrical signal observable image, is convenient to the change procedure that people study various electrical phenomena.
Used oscillograph, great majority are all be used in the middle of laboratory to use, and except detecting except the signal of wide region, can also realize process and the calculating of various complexity to signal, therefore, its structure, function are complicated, bulky, expensive, and are not easy to carry.
Utility model content
In view of this, this application provides a kind of miniature oscillograph, to overcome oscilloscope architecture of the prior art, function is complicated, bulky, expensive, and is not easy to the problem of carrying.
For achieving the above object, this application provides following technical scheme:
A kind of microsound scope, comprising:
Input end is connected with signal input part, the attenuation units that output terminal is connected with the input end of automatic gain unit;
Input end is connected with the output terminal of described automatic gain unit, the buffer cell that output terminal is connected with the input end of signal conversion unit;
Input end is connected with the output terminal of described signal conversion unit, the AD conversion unit that output terminal is connected with the input end of FPGA unit;
Described FPGA unit is also connected with MCU and described automatic gain unit simultaneously;
The button be connected with described MCU, potentiometer control module and display unit.
Preferably, described attenuation units comprises: optional 10 times of attenuation units and 20 times of fixed attenuation unit.
Preferably, described optional 10 times of attenuation units comprise: the first selector switch, the first resistance decrement lattice network and the first capacitance compensation lattice network, wherein,
Described first resistance decrement lattice network comprises:
One end is connected with the second road output terminal of described first selector switch, and the other end is by the first resistance of the second resistance eutral grounding;
Described first capacitance compensation lattice network comprises:
With the first electric capacity of described first resistor coupled in parallel;
With the second electric capacity of described second resistor coupled in parallel;
With the first tunable capacitor of described first Capacitance parallel connection.
Preferably, described 20 times of fixed attenuation unit comprise: the second resistance decrement lattice network and the second capacitance compensation lattice network, wherein,
Described second resistance decrement lattice network comprises:
One end is connected with the output terminal of described optional 10 times of attenuation units, and the other end is by the 3rd resistance of the 4th resistance eutral grounding;
Described second capacitance compensation lattice network comprises:
With the 3rd electric capacity of described 3rd resistor coupled in parallel;
With the 4th electric capacity of described 4th resistor coupled in parallel;
With the second tunable capacitor of described 3rd Capacitance parallel connection.
Preferably, described attenuation units also comprises: be arranged at the optional AC coupling unit between described optional 10 times of attenuation units and described 20 times of fixed attenuation unit, comprise:
Input end is connected with the output terminal of described optional 10 times of attenuation units, the second selector switch that the second road output terminal is connected with the input end of described 20 times of fixed attenuation unit;
One end is connected with the first via output terminal of described second selector switch, the 5th resistance that the other end is connected with the input end of described 20 times of fixed attenuation unit by the 5th electric capacity.
Preferably, described automatic gain unit comprises: wide bandwidth amplifier unit and analog switch unit.
Preferably, also comprise: be arranged at the low-pass filter between described signal conversion unit and described AD conversion unit.
Preferably, described buffer cell is Buffer impact damper.
Preferably, described Buffer impact damper is specially rail-to-rail output operational amplifier.
Preferably, described display unit is LCD display.
Preferably, described signal conversion unit is that single ended input is to differential output signal change-over circuit.
Preferably, described MCU is the MCU based on ARMCortex-M4 kernel.
From above technical scheme, this application provides a kind of microsound scope, comprising: input end is connected with signal input part, the attenuation units that output terminal is connected with the input end of automatic gain unit; Input end is connected with the output terminal of described automatic gain unit, the buffer cell that output terminal is connected with the input end of signal conversion unit; Input end is connected with the output terminal of described signal conversion unit, the AD conversion unit that output terminal is connected with the input end of FPGA unit; Described FPGA unit is also connected with MCU and described automatic gain unit simultaneously; The button be connected with described MCU, potentiometer control module and display unit.This oscillograph adopts relatively simple analog link, data processing and display and control etc. are completed by FPGA and MCU, and be single pass oscillograph, decrease components and parts, reducing costs, reduce, on the basis of volume, to achieve basic input and data processing, basic input demand can be met.
Accompanying drawing explanation
In order to be illustrated more clearly in the utility model embodiment or technical scheme of the prior art, be briefly described to the accompanying drawing used required in embodiment or description of the prior art below, apparently, accompanying drawing in the following describes is only embodiment of the present utility model, for those of ordinary skill in the art, under the prerequisite not paying creative work, other accompanying drawing can also be obtained according to the accompanying drawing provided.
The structural representation of a kind of microsound scope that Fig. 1 provides for the application;
The circuit diagram of a kind of attenuation units that Fig. 2 provides for the application;
The circuit diagram of a kind of automatic gain unit that Fig. 3 provides for the application;
The circuit diagram of a kind of Buffer impact damper that Fig. 4 provides for the application;
The circuit diagram of a kind of signal conversion unit that Fig. 5 provides for the application.
Embodiment
Below in conjunction with the accompanying drawing in the utility model embodiment, be clearly and completely described the technical scheme in the utility model embodiment, obviously, described embodiment is only the utility model part embodiment, instead of whole embodiments.Based on the embodiment in the utility model, those of ordinary skill in the art are not making the every other embodiment obtained under creative work prerequisite, all belong to the scope of the utility model protection.
For overcoming oscilloscope architecture of the prior art, function is complicated, bulky, expensive, and is not easy to the problem of carrying, and this application provides a kind of miniature oscillograph, concrete scheme is as described below:
Present embodiments provide a kind of microsound scope, as shown in Figure 1, the structural representation of a kind of microsound scope that Fig. 1 provides for the application.This oscillograph comprises:
Input end is connected with signal input part, the attenuation units 101 that output terminal is connected with the input end of automatic gain unit 102;
The oscillographic input signal amplitude scope of the application is-40V ~+40V, and analog bandwidth can reach 20MHz.
Attenuation units 101 comprises: optional 10 times of attenuation units 1011 and 20 times of fixed attenuation unit 1012.As shown in Figure 2, a kind of circuit diagram of attenuation units that provides for the application of Fig. 2.Optional 10 times of attenuation units comprise: the first selector switch, the first resistance decrement lattice network and the first capacitance compensation lattice network, and wherein, whether the selection of optional 10 times of attenuation units is realized by the first selector switch S1,
First resistance decrement lattice network comprises:
One end is connected with the second road output terminal of the first selector switch S1, and the other end is by the first resistance R1 of the second resistance R2 ground connection;
First capacitance compensation lattice network comprises:
The first electric capacity C1 in parallel with the first resistance R1;
The second electric capacity C2 in parallel with the second resistance R2;
The first tunable capacitor C3 in parallel with the first electric capacity C1.
20 times of fixed attenuation unit comprise: the second resistance decrement lattice network and the second capacitance compensation lattice network, wherein,
Second resistance decrement lattice network comprises:
The output terminal of one end and optional 10 times of attenuation units (i.e. the tie point output terminal of the first via output terminal of the first selector switch S1 and the first resistance and the second resistance) is connected, and the other end is by the 3rd resistance R3 of the 4th resistance R4 ground connection;
Second capacitance compensation lattice network comprises:
The three electric capacity C4 in parallel with the 3rd resistance R3;
The four electric capacity C5 in parallel with the 4th resistance R4;
The second tunable capacitor C6 in parallel with the 3rd electric capacity C4.
Concrete, as shown in Figure 2, attenuation units also comprises: be arranged at the optional AC coupling unit between optional 10 times of attenuation units and 20 times of fixed attenuation unit, comprise:
Input end is connected with the output terminal of optional 10 times of attenuation units, the second selector switch S2 that the second road output terminal is connected with the input end (namely the 3rd resistance R3 is away from one end of the 4th resistance R4) of 20 times of fixed attenuation unit;
One end is connected with the first via output terminal of the second selector switch S2, the 5th resistance R5 that the other end is connected with the input end of 20 times of fixed attenuation unit by the 5th electric capacity C7.
In figure, R1, R2, R3, R4 are divider resistance, and C1, C2, C4, C5 are building-out capacitor, and C3, C6 are tunable capacitor, are used for finely tuning the capacitance of upper part.
Because oscillograph observation is signal within a band segments, in order to ensure that decay factor is constant within pass band, must auxiliary capacitor corrective network, by resistance decrement lattice network and the acting in conjunction of capacitance compensation lattice network.
As shown in Figure 2, the upper way switch of closed first selector switch S1 does not then select 10 times of decay, and closed lower way switch then selects 10 times of decay, electric resistance partial pressure, capacitance compensation bandwidth.Second selector switch S2 is the switch selecting DC coupling and AC coupling, and closed upper way switch then selects AC coupling, and closed lower way switch then selects DC coupling; 20 times of fixed attenuation unit are used for expanding the scope of input signal.
Wherein, optional 10 times of attenuation units in the application instead of 10 times of optional decay on traditional oscillograph probe, realized by the toggle switch of a two-way, when open wherein a road and turn off an other road time signal directly access rear class without any network, during a contrary only other road unlatching, the attenuation network that signal can be made up of resistance and electric capacity through one just can import rear class into, and toggle switch break-make is wherein by manual control.10 times of traditional decay are integrated on probe, complex structure, by belt switch on cable thus optional decay or unattenuated, and make the problems such as single cable due to manufacture technics and cause cost costly, cost is high, and originally novel selection is that cheap resistance and capacitor board are loaded on plank, and its structure is simple, can basic function be realized, can cost be reduced.
It is 25MHz that these 10 times of attenuation units compensate three dB bandwidths, and namely when input signal is in the range of frequency bandwidths of 0-25MHZ, along with frequency raises, signal amplitude declines gradually, when signal frequency reach the highest 25MHz time, amplitude drops to open width degree
Straight-through rear class refers to when control 10 times decay Na mono-road toggle switch disconnects, and when another road closes, signal is connected into late-class circuit without any decay is direct afterwards by wire.
Automatic gain unit 102 comprises: wide bandwidth amplifier unit 1021 and analog switch unit 1022.Wide bandwidth amplifier unit and analog switch unit combination can realize four groups of different gains.
Concrete, wide bandwidth amplifier unit-three dB bandwidth is 1050MHz, offset voltage maximal value is 2mV, can change feedback resistance to change voltage amplification factor.
The conducting internal resistance of analog switch unit is not higher than 4 ohm, and-three dB bandwidth is greater than 200MHz.
The circuit diagram of a kind of automatic gain unit that Fig. 3 provides for the application, as shown in the figure, the amplifier of a 31 expressions wide bandwidth, comprise the operational amplifier chip U1 that a model is ADA4817-1, positive supply port+the Vs of U1 is connected with+5V power supply by inductance L 1, inductance L 1 passes through electric capacity C1 ground connection away from one end of+5V power supply, simultaneously also by the power down port of resistance R1 and U1 be connected, negative supply port-the Vs of U1 is connected with-5V power supply by inductance L 2, simultaneously also by two electric capacity C2 in parallel and C3 ground connection, in-phase input end mouth+the IN of U1 is connected with resistance R2, anti-phase input port-the IN of U1 is connected by the feedback pin FB of electric capacity C4 and U1, and resistance R3 is in parallel with electric capacity C4.
32 represent the analog switch that a conducting internal resistance is very low, adopt model to be the chip of ADG711.
33 represent four road feedback resistances, the on off state of four paths of FPGA unit control simulation switch 32, change the feedback resistance of access amplifier 31, thus change enlargement factor.
Input end is connected with the output terminal of automatic gain unit 102, the buffer cell 103 that output terminal is connected with the input end of signal conversion unit 104;
Buffer cell is Buffer impact damper, for realizing the impedance matching of amplifier and AD conversion unit driver.Buffer impact damper specifically adopts rail-to-rail output operational amplifier, and-three dB bandwidth is 230MHz, and input offset voltage maximal value is 0.5mV, and fixed gain is 1.
As shown in Figure 4, the circuit diagram of a kind of Buffer impact damper that Fig. 4 provides for the application, comprise: model is the chip U1 of ADA4897-1, positive supply port+the Vs of U1 is connected with+5V power supply, + 5V power supply is also by electric capacity C1 ground connection, negative supply port-the Vs of U1 is connected with-5V power supply by inductance L 1, simultaneously also by electric capacity C2 ground connection.
Signal conversion unit be single ended input to differential output signal change-over circuit, for receiving the single ended signal of prime Buffer impact damper, be converted into difference form double-end signal export ,-three dB bandwidth is 1.9GHz.Its reference voltage transformed needed for two paths of differential signals comes from the AD conversion unit of rear class.
As shown in Figure 5, the circuit diagram of a kind of signal conversion unit that Fig. 5 provides for the application, comprising: model is four positive supply port+Vs of the chip U1 of ADA4937-1, U1 and power down port be connected, be connected with+5V power supply by inductance L 1 simultaneously; + 5V power supply is by electric capacity C1 ground connection, and inductance L 1 passes through electric capacity C2 ground connection away from one end of+5V power supply, and electric capacity C3 and electric capacity C4 is in parallel with electric capacity C2 respectively; Negative feedback pin-the FB of U1 is connected with in-phase input end mouth+IN by resistance R1, and anti-phase input port-IN, by resistance R4 ground connection, is connected with positive feedback pin+FB by resistance R5 simultaneously.
Input end is connected with the output terminal of signal conversion unit 104, the AD conversion unit 105 that the input end of output terminal and FPGA (Field-ProgrammableGateArray, i.e. field programmable gate array) unit 106 is connected;
FPGA unit 106 is also connected with MCU107 and automatic gain unit 102 simultaneously;
The sample frequency of AD conversion unit is up to 100MHz, Differential Input, and then 10, parallel port outputs to FPGA unit, the optional complementary binary of output format and offset binary.FPGA unit inside realizes FIFO (FirstInputFirstOutput, fifo queue) buffer memory is with the reduction process speed of the two-forty and MCU that balance AD conversion unit, input signal max min and frequency detecting calculating, frequency division and the data processing operation such as frequency multiplication, trigging control can also be realized in FPGA unit inside, and send the communication functions such as different data by the different command that MCU transmits.The clock of AD conversion unit comes from FPGA unit.
FPGA unit chip internal look-up table LUT (Look-Up-Table, display look-up table) quantity is 2000, there is FIFO and SPI (SerialPeripheralInterface inside, Serial Peripheral Interface (SPI)) stone, wherein, communicated by SPI interface between MCU with FPGA unit.
The button 108 be connected with MCU107, potentiometer control module 109 and display unit 110.
MCU is the MCU based on ARMCortex-M4 kernel.The LCD display of display unit to be pixel be 320X240.
MCU is for controlling LCD display display waveform and parameter information etc.; MCU, by gathering the input of button and potentiometer control module, correspondingly changes the display state of LCD display, and realizes the selection of firing control, the control etc. of sample frequency.
This microsound scope that the application provides can detect 0 ~ 20MHz range signals, and circuit realiration is simple, volume is little, is easy to carry, and is suitable for the measurement occasion of most conventional.
Concrete, this microsound scope that the application provides adopts+5V ,-5V and+3.3V three tunnel optional power interface of powering, this optional power interface is used for connecting outside power supply, and oscillograph is powered according to self each chip power supply voltage requirements employing+5V ,-5V and+3.3V three tunnel.
Concrete, this microsound scope also comprises the low-pass filter be arranged between signal conversion unit and described AD conversion unit, adopts the two-way reinforced concrete structure be made up of resistance and electric capacity, and-three dB bandwidth is 30MHz.Can select 10 conversion accuracies, the highest sampling rate can reach 100MHz and above analog to digital converter, and output format can be configured to complementary binary or offset binary, does not limit in this application, can select according to actual needs.
This microsound scope that the application provides, when signal enters after system through input port, through optional 10 times of decay, concrete, when input signal exceedes-4V or+4V amplitude range, depending on be significantly signal, select 10 times of decay, signal between-4V to+4V scope is considered as small amplitude signal, can not select 10 times of decay.
Following 20 times of fixed attenuation in certain amplitude range, i.e. between-0.2V-0.2V.
For small-signal, very little through 20 times of decay amplitude, if amplify without rear gain per stage, the error then measured is very large, different enlargement factors can be realized to the inverting input of operational amplifier by selecting the different feedback resistance of connection, during original state, feedback resistance is minimum, gain factor is 5 times, by method comparison after Signal transmissions to FPGA unit, if amplitude is smaller, then the feedback resistance that control simulation switching gate is different, one to have four road feedback resistances optional, and realizing gain is respectively 5,6.67,10 and 20 times.FPGA is according to the data amplitude that transmits of AD conversion unit gathered, and the on off state of the different passage of adjustment analog switch unit, selects different feedback resistances, adjustment enlargement factor, makes amplitude output signal within the scope of ± 1V.
Next output impedance is changed through impact damper, be converted into differential signal through signal conversion unit and enter AD conversion unit, the Binary Signal Transmission finally changed is in FPGA unit, FPGA internals FIFO buffer memory, data are processed, is communicated with MCU by spi bus, transmission data and order, MCU is shown on LCD to the data processing received, and the left and right that potentiometer control module and button are used for changing display waveform stretches and upper and lower convergent-divergent, sample frequency and triggering mode etc.
From above technical scheme, this application provides a kind of microsound scope, this oscillograph comprises: input end is connected with signal input part, the attenuation units that output terminal is connected with the input end of automatic gain unit; Input end is connected with the output terminal of described automatic gain unit, the buffer cell that output terminal is connected with the input end of signal conversion unit; Input end is connected with the output terminal of described signal conversion unit, the AD conversion unit that output terminal is connected with the input end of FPGA unit; Described FPGA unit is also connected with MCU and described automatic gain unit simultaneously; The button be connected with described MCU, potentiometer control module and display unit.This oscillograph adopts relatively simple analog link, data processing and display and control etc. are completed by FPGA and MCU, and be single pass oscillograph, decrease components and parts, reduce cost, reducing costs, reduce on the basis of volume, achieve basic input and data processing, basic input demand can be met.
In this instructions, each embodiment adopts the mode of going forward one by one to describe, and what each embodiment stressed is the difference with other embodiments, between each embodiment identical similar portion mutually see.
To the above-mentioned explanation of the disclosed embodiments, professional and technical personnel in the field are realized or uses the application.To be apparent for those skilled in the art to the multiple amendment of these embodiments, General Principle as defined herein when not departing from the spirit or scope of the application, can realize in other embodiments.Therefore, the application can not be restricted to these embodiments shown in this article, but will meet the widest scope consistent with principle disclosed herein and features of novelty.

Claims (10)

1. a microsound scope, is characterized in that, comprising:
Input end is connected with signal input part, the attenuation units that output terminal is connected with the input end of automatic gain unit;
Input end is connected with the output terminal of described automatic gain unit, the buffer cell that output terminal is connected with the input end of signal conversion unit;
Input end is connected with the output terminal of described signal conversion unit, the AD conversion unit that output terminal is connected with the input end of FPGA unit;
Described FPGA unit is also connected with MCU and described automatic gain unit simultaneously;
The button be connected with described MCU, potentiometer control module and display unit.
2. microsound scope according to claim 1, is characterized in that, described attenuation units comprises: optional 10 times of attenuation units and 20 times of fixed attenuation unit.
3. microsound scope according to claim 2, is characterized in that, described optional 10 times of attenuation units comprise: the first selector switch, the first resistance decrement lattice network and the first capacitance compensation lattice network, wherein,
Described first resistance decrement lattice network comprises:
One end is connected with the second road output terminal of described first selector switch, and the other end is by the first resistance of the second resistance eutral grounding;
Described first capacitance compensation lattice network comprises:
With the first electric capacity of described first resistor coupled in parallel;
With the second electric capacity of described second resistor coupled in parallel;
With the first tunable capacitor of described first Capacitance parallel connection.
4. microsound scope according to claim 2, is characterized in that, described 20 times of fixed attenuation unit comprise: the second resistance decrement lattice network and the second capacitance compensation lattice network, wherein,
Described second resistance decrement lattice network comprises:
One end is connected with the output terminal of described optional 10 times of attenuation units, and the other end is by the 3rd resistance of the 4th resistance eutral grounding;
Described second capacitance compensation lattice network comprises:
With the 3rd electric capacity of described 3rd resistor coupled in parallel;
With the 4th electric capacity of described 4th resistor coupled in parallel;
With the second tunable capacitor of described 3rd Capacitance parallel connection.
5. microsound scope according to claim 2, is characterized in that, described attenuation units also comprises: be arranged at the optional AC coupling unit between described optional 10 times of attenuation units and described 20 times of fixed attenuation unit, comprise:
Input end is connected with the output terminal of described optional 10 times of attenuation units, the second selector switch that the second road output terminal is connected with the input end of described 20 times of fixed attenuation unit;
One end is connected with the first via output terminal of described second selector switch, the 5th resistance that the other end is connected with the input end of described 20 times of fixed attenuation unit by the 5th electric capacity.
6. microsound scope according to claim 1, is characterized in that, described automatic gain unit comprises: wide bandwidth amplifier unit and analog switch unit.
7. microsound scope according to claim 1, is characterized in that, also comprises: be arranged at the low-pass filter between described signal conversion unit and described AD conversion unit.
8. microsound scope according to claim 1, is characterized in that, described buffer cell is Buffer impact damper.
9. microsound scope according to claim 8, is characterized in that, described Buffer impact damper is specially rail-to-rail output operational amplifier.
10. microsound scope according to claim 1, is characterized in that, described display unit is LCD display.
CN201520709999.7U 2015-09-14 2015-09-14 Microsound scope Expired - Fee Related CN205176095U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201520709999.7U CN205176095U (en) 2015-09-14 2015-09-14 Microsound scope

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201520709999.7U CN205176095U (en) 2015-09-14 2015-09-14 Microsound scope

Publications (1)

Publication Number Publication Date
CN205176095U true CN205176095U (en) 2016-04-20

Family

ID=55740071

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201520709999.7U Expired - Fee Related CN205176095U (en) 2015-09-14 2015-09-14 Microsound scope

Country Status (1)

Country Link
CN (1) CN205176095U (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106501743A (en) * 2016-12-07 2017-03-15 广州致远电子股份有限公司 A kind of digital oscilloscope accuracy calibrating method and device
CN109243265A (en) * 2018-08-30 2019-01-18 华东师范大学 A kind of multifunction teaching oscillograph

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106501743A (en) * 2016-12-07 2017-03-15 广州致远电子股份有限公司 A kind of digital oscilloscope accuracy calibrating method and device
CN106501743B (en) * 2016-12-07 2019-04-19 广州致远电子股份有限公司 A kind of digital oscilloscope accuracy calibrating method and device
CN109243265A (en) * 2018-08-30 2019-01-18 华东师范大学 A kind of multifunction teaching oscillograph

Similar Documents

Publication Publication Date Title
CN101776703B (en) Oscilloscope provided with attenuator circuit
CN101788578B (en) Oscilloscope with front end analog circuit
CN202870145U (en) DC simulation signal acquisition circuit for public transformation terminal
CN104748858A (en) InGaAs shortwave infrared detector signal processing system
CN2938119Y (en) Photoelectric coupling AC voltage separation measuring circuit
CN201497766U (en) Current sensor for realizing voltage sampling for current divider by adopting linear photoelectric coupler
CN205176095U (en) Microsound scope
CN104660194A (en) Four-input transconductance amplifier for fully differential Gm-C filter
CN114710170B (en) Medium-length wave automatic antenna tuning circuit and system
CN104320204B (en) Local oscillator IQ signal phase and amplitude calibration device
CN102891968A (en) System for realizing EMCCD (Electron Multiplying Charge Coupled Device) high voltage driving signal based on CRT (Cathode Ray Tube) drive circuit
CN203658459U (en) Metering circuit based on SWF2L23A type chip
CN202770891U (en) Hand-held oscilloscope
CN204065210U (en) The isolated DC voltage collection circuit of linear change
CN201514472U (en) ATmega128-based dual-bus magnetoresistive sensor
CN202600025U (en) Scalable vector graphics (SVG) power unit body direct current voltage detection circuit
CN102621366B (en) A kind of oscillograph
CN201163286Y (en) Stereo display conversion system of chaos circuit three-dimensional phase diagram oscillograph
CN204991919U (en) Ware is divided to miniaturized ultra wide band microwave merit
CN107968631A (en) A kind of frequency mixer and its down coversion mixting circuit applied to K-band
CN211063700U (en) RGB differential signal conversion circuit based on twisted pair transmission
CN101557200B (en) Power amplifier capable of regulating noise
CN201440449U (en) Combiner with phase detection function
CN101093977A (en) True logarithm amplifier
CN204068923U (en) Voltage signal is converted to the circuit that high-band carries current signal

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20160420

Termination date: 20180914

CF01 Termination of patent right due to non-payment of annual fee