CN205160504U - Sensor playback circuit based on sigma -Delta adc - Google Patents
Sensor playback circuit based on sigma -Delta adc Download PDFInfo
- Publication number
- CN205160504U CN205160504U CN201520869841.6U CN201520869841U CN205160504U CN 205160504 U CN205160504 U CN 205160504U CN 201520869841 U CN201520869841 U CN 201520869841U CN 205160504 U CN205160504 U CN 205160504U
- Authority
- CN
- China
- Prior art keywords
- amplifier
- digital
- circuit
- input
- digital converter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn - After Issue
Links
Abstract
The utility model discloses a sensor playback circuit based on sigma -Delta adc, include: incoming signal selector (MUX) for select two sweetgum fruits among eight input channel to say as the differential input signal, snubber circuit (Input buffer) provides high input impedance, receiving sensor incoming signal to drive back level circuit, gain amplifier able to programme (PGA) for the amplification and input signal, the direct current offset generator can provide a fixed direct current offset, changes incoming signal direct current value, and the offset can dispose through the register equally, sigma -Delta adc for become the special pulse density modulation sign indicating number (PDM) of digital ratio with analog input signal conversion, the digital module contains digital filter and register, and digital filter is used for carrying out PDM filtering and falling the sampling, each module working method of register arrangement. The utility model provides a detecting system such as temperature, pressure, gravity can be applied to to the circuit, have high accuracy, high linearity, wide dynamic range etc. The advantage.
Description
Technical field
The utility model relates to a kind of sensor signal reading circuit, and particularly a kind of transducer based on quadrature Sigma-Delta analog-digital converter reads chip, can be applicable to the detection systems such as temperature, pressure, gravity, belongs to technical field of integrated circuits.
Background technology
Transducer, as the requisite parts of electronic equipment perception nature information, has been widely used in the fields such as Industry Control, automobile, medical treatment, consumer electronics.Along with the development of Internet of Things and the universal of smart machine, transducer has welcome new opportunity to develop, and no matter be quantity or kind, the demand of people to transducer is increasing, simultaneously also stricter to the requirement of performance.As a part vital in sensing system, transducer reads (process) circuit and is also faced with same challenge.
Quadrature Sigma-Delta analog-digital converter is widely used in low speed signal reading circuit.It converts slow-type analog signal to high-speed digital signal with high over-sampling rate, through digital circuit filtering process, can reach very high signal to noise ratio.In some applications, need to gather multiple signals, and the amplitude of signal and direct current also can change, and in this case, in order to better read output signal, the utility model proposes a kind of sensor readout circuit based on quadrature Sigma-Delta analog-digital converter.
Utility model content
Utility model object: for problems of the prior art with not enough, the utility model proposes a kind of sensor readout circuit based on quadrature Sigma-Delta analog-digital converter, it can be selected sensor signal flexibly easily, amplify, offset, conversion process, has very high signal to noise ratio and the good linearity simultaneously.
Technical scheme: a kind of sensor readout circuit based on quadrature Sigma-Delta analog-digital converter, comprising:
Input signal selector, for selecting two-way to export to late-class circuit from eight tunnel input channels;
Input buffer, for providing high input impedance, buffered incoming signals, drives late-class circuit;
Programmable gain amplifier, for amplification input signal, can pass through register configuration;
Direct current offset generator, produce offset voltage, for offseting input signal direct current amplitude, side-play amount can be configured by register equally;
Quadrature Sigma-Delta analog-digital converter, for converting input analog signal to pulse density modulated code (PDM);
Digital module, carries out filtering and down-sampled for paired pulses density modulation code, and configures other circuit working modes.
Input signal selector in the utility model, comprise 16 groups of switches and control circuit, each input channel is connected with two groups of switch input terminals, and these two groups of output switching terminals are connected with the positive-negative input end of described input buffer respectively, and each group switch control terminal is connected with control circuit.
Direct current offset generator in the utility model, comprise reference voltage bleeder circuit and decoding circuit, wherein reference voltage bleeder circuit produce one group of deflection reference voltage V1, V2 ..., Vm, each deflection reference voltage is connected with a switch input terminal respectively, all output switching terminals are connected with the output of described reference voltage bleeder circuit, and decoding circuit produce one group of deflection reference voltage select control end C1, C2 ..., Cm, each deflection reference voltage select control end be connected with corresponding switch control terminal respectively.
Quadrature Sigma-Delta analog-digital converter in the utility model, be three grades of single loop 1bit analog to digital converters, it comprises first integrator, second integral device, third integral device, first adder, second adder, first amplifier, second amplifier, the enable control amplifier of the first band, the enable control amplifier of the second band, a 1bit digital to analog converter, and a 1bit quantizer, input signal VIN amplifies through the first amplifier, sue for peace at first adder with the signal of digital output signal VOUT after 1bit digital to analog converter is changed, summed result is successively through first integrator, second integral device and third integral device carry out computing, the integral result of three integrators is respectively by the second amplifier, 3rd amplifier and the 4th amplifier amplify, three amplifier output result are sued for peace by second adder, summed result converts digital output signal VOUT to by 1bit quantizer, wherein second integral device, third integral device, 3rd amplifier and the 4th amplifier are with enable control end, enable control end is controlled by digital module, when second integral device, third integral device, 3rd amplifier and the 4th amplifier be prohibited work time, this quadrature Sigma-Delta analog-digital converter becomes a stage structure.
When quadrature Sigma-Delta analog-digital converter exponent number is higher, easily there is unstable situation in the integral loop appearance of a street.In the utility model, when there is unstable situation, second integral device, third integral device, the 3rd amplifier and the 4th amplifier can be forbidden, when these modules are disabled, modulator loops becomes single order, and first-order loop is unconditional stability.By the method for this reduction exponent number of the present utility model, quadrature Sigma-Delta analog-digital converter can be made still can normally to work when occurring unstable.After reducing exponent number, through after a while, analog to digital converter can be restored to the mode of operation on three rank.
Digital module in the utility model, is made up of digital filter and register two parts.Digital filter is used for single-bit pulse density modulated code to carry out filtering and down-sampled, and digital filter contains the first digital filter and the second digital filter, and register is 20 Register, controls the utility model circuit working mode.
Accompanying drawing explanation
The sensor readout circuit schematic diagram based on quadrature Sigma-Delta analog-digital converter that Fig. 1 provides for the utility model;
The quadrature Sigma-Delta analog-digital converter electrical block diagram that Fig. 2 provides for the utility model;
Fig. 3 position the utility model digital module structural representation.
Embodiment
Below in conjunction with specific embodiment, illustrate the utility model further, these embodiments should be understood and be only not used in restriction scope of the present utility model for illustration of the utility model, after having read the utility model, the amendment of those skilled in the art to the various equivalent form of value of the present utility model has all fallen within the application's claims limited range.
The reading circuit structure of proposition of the present utility model as shown in Figure 1, is made up of input signal selector, input buffer, programmable gain amplifier, direct current offset generator, quadrature Sigma-Delta analog-digital converter and digital module.
The utility model reading circuit goes for single or multiple transducer readout scheme.When processing multiple sensor signal, each road sensor signal can access reading circuit input, is undertaken selecting to process a certain road signal by input signal selector.Input signal selector is made up of switch arrays, has eight inputs and two outputs, i.e. positive-negative output ends.Each input is connected with positive-negative output end via two switches respectively, also can export as negative terminal so any road signal both can export as anode.
Late-class circuit input buffer, programmable gain amplifier, direct current offset generator, quadrature Sigma-Delta analog-digital converter are fully differential structure.Input buffer can provide high input impedance relative to programmable gain amplifier, when transducer driving force is not strong, reduces the impact on transducer, avoids interference the normal work of transducer.In some applications, if transducer can Direct driver programmable gain amplifier, then buffer can be turned off and do not make its work.
Programmable gain amplifier can carry out the amplification of different multiples to input signal.When input signal amplitude is very little, first can be amplified certain multiple, then be carried out analog-to-digital conversion, so just can be improved reading circuit whole resolution.
Direct current offset generator can be used for carrying out certain adjustment to the DC component of input signal, can improve the effective resolution of reading circuit equally.The offset voltage that direct current offset generator produces is benchmark with the reference voltage of quadrature Sigma-Delta analog-digital converter, offset voltage is formed through electric resistance array dividing potential drop by reference voltage, skew amplitude controls by digital module, minimum step be the half of reference voltage divided by 127, skew maximum amplitude be the half of reference voltage.Reference voltage bleeder circuit produce one group of deflection reference voltage V1, V2 ..., Vm, each deflection reference voltage is connected with a switch input terminal respectively, all output switching terminals are connected with the output of described reference voltage bleeder circuit, and decoding circuit produce one group of deflection reference voltage select control end C1, C2 ..., Cm, each deflection reference voltage select control end be connected with corresponding switch control terminal respectively.
Quadrature Sigma-Delta analog-digital converter is used for converting analog input signal to single-bit pulse density modulated code (PDM), and be the most key circuit in reading circuit, it directly determines the performance of integrated circuit.In order to realize outstanding noise characteristic, preferably a kind of three rank single loop single-bit quadrature Sigma-Delta analog-digital converter, are shown in Fig. 2.It comprises first integrator, second integral device and third integral device, first adder, second adder, the first amplifier, the second amplifier, the first enable control amplifier of band and the enable control amplifier of the second band, a 1bit digital to analog converter, a 1bit quantizer.Input signal VIN amplifies through the first amplifier, sue for peace at first adder with the signal of VOUT after 1bit digital to analog converter is changed, its result carries out computing through first integrator, second integral device and third integral device successively, the integral result of three integrators amplifies respectively by the second amplifier, the 3rd amplifier and the 4th amplifier, three amplifier output result are sued for peace by second adder, and summed result converts digital output signal VOUT to by 1bit quantizer.
Second integral device, third integral device, the 3rd amplifier and the 4th amplifier are all with enable control end, and enable control end is controlled by digital module.When quadrature Sigma-Delta analog-digital converter exponent number is higher, easily there is unstable situation in the integral loop appearance of a street.In the utility model, when there is unstable situation, second integral device, third integral device, the 3rd amplifier and the 4th amplifier can be forbidden, when these modules are disabled, modulator loops becomes single order, and first-order loop is unconditional stability.Although the loop noise characteristic of single order can be deteriorated, still can change analog signal.By the method for this reduction exponent number of the present utility model, quadrature Sigma-Delta analog-digital converter can be made still can normally to work when occurring unstable.After reducing exponent number, through after a while, analog to digital converter can be restored to the mode of operation on three rank.
Digital module in the utility model, contains digital filter and register, and digital filter is used for PDM to carry out filtering and down-sampled, register configuration modules working method.As shown in Figure 3.Wherein digital filter is made up of the first filter and the second filter.The fast precision of first filter speed is low, and the slow precision of the second filter speed is high.When quadrature Sigma-Delta analog-digital converter is started working, first use the first filter to export data, after twice conversion, the second filter starts to export data.This working method has taken into account the selection of speed and precision.In the utility model, have employed 20 bit registers to configure integrated circuit, make whole reading circuit more flexible to sensor signal process.
Claims (6)
1. based on a sensor readout circuit for quadrature Sigma-Delta analog-digital converter, it is characterized in that, comprising:
Input signal selector, for selecting two-way to export to late-class circuit from eight tunnel input channels;
Input buffer, for providing high input impedance, buffered incoming signals, drives late-class circuit;
Programmable gain amplifier, for amplification input signal, amplifier gain is configured by the register of digital module;
Direct current offset generator, produce offset voltage, for offseting input signal direct current amplitude, side-play amount is configured by the register of digital module;
Quadrature Sigma-Delta analog-digital converter, for converting input analog signal to single-bit pulse density modulated code;
Digital module, carries out filtering and down-sampled for paired pulses density modulation code, and configures other circuit working modes.
2. as claimed in claim 1 based on the sensor readout circuit of quadrature Sigma-Delta analog-digital converter, it is characterized in that, described input signal selector, comprise 16 groups of switches and control circuit, each input channel is connected with two groups of switch input terminals, these two groups of output switching terminals are connected with the positive-negative input end of described input buffer respectively, and each group switch control terminal is connected with control circuit.
3. as claimed in claim 1 based on the sensor readout circuit of quadrature Sigma-Delta analog-digital converter, it is characterized in that, described direct current offset generator, comprise reference voltage bleeder circuit and decoding circuit, wherein reference voltage bleeder circuit produces one group of deflection reference voltage V1, V2, Vm, each deflection reference voltage is connected with a switch input terminal respectively, all output switching terminals are connected with the output of described reference voltage bleeder circuit, and decoding circuit produces one group of deflection reference voltage selection control end C1, C2, Cm, each deflection reference voltage selects control end to be connected with corresponding switch control terminal respectively.
4., as claimed in claim 1 based on the sensor readout circuit of quadrature Sigma-Delta analog-digital converter, it is characterized in that, quadrature Sigma-Delta analog-digital converter, be three grades of single loop 1bit analog to digital converters, it comprises first integrator, second integral device, third integral device, first adder, second adder, first amplifier, second amplifier, the enable control amplifier of the first band, the enable control amplifier of the second band, a 1bit digital to analog converter, and a 1bit quantizer;
Input signal VIN amplifies through the first amplifier, sue for peace at first adder with the signal of digital output signal VOUT after 1bit digital to analog converter is changed, summed result is successively through first integrator, second integral device and third integral device carry out computing, the integral result of three integrators is respectively by the second amplifier, 3rd amplifier and the 4th amplifier amplify, three amplifier output result are sued for peace by second adder, summed result converts digital output signal VOUT to by 1bit quantizer, wherein second integral device, third integral device, 3rd amplifier and the 4th amplifier are with enable control end, enable control end is controlled by digital module.
5. as claimed in claim 4 based on the sensor readout circuit of quadrature Sigma-Delta analog-digital converter, it is characterized in that, when second integral device, third integral device, the 3rd amplifier and the 4th amplifier are prohibited work, this quadrature Sigma-Delta analog-digital converter becomes a stage structure; That is, quadrature Sigma-Delta analog-digital converter is when occurring unstable, and second integral device, third integral device, the 3rd amplifier and the 4th amplifier are forbidden, when these modules are disabled, quadrature Sigma-Delta analog-digital converter becomes a stage structure; When quadrature Sigma-Delta analog-digital converter is stablized, be restored to the mode of operation on three rank.
6., as claimed in claim 1 based on the sensor readout circuit of quadrature Sigma-Delta analog-digital converter, it is characterized in that, described digital module, be made up of digital filter and register two parts; Digital filter is used for single-bit pulse density modulated code to carry out filtering and down-sampled, and digital filter contains the first digital filter and the second digital filter, and register is 20 Register, controls reading circuit working method.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520869841.6U CN205160504U (en) | 2015-11-03 | 2015-11-03 | Sensor playback circuit based on sigma -Delta adc |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520869841.6U CN205160504U (en) | 2015-11-03 | 2015-11-03 | Sensor playback circuit based on sigma -Delta adc |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN205160504U true CN205160504U (en) | 2016-04-13 |
Family
ID=55696144
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201520869841.6U Withdrawn - After Issue CN205160504U (en) | 2015-11-03 | 2015-11-03 | Sensor playback circuit based on sigma -Delta adc |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN205160504U (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106656083A (en) * | 2016-12-16 | 2017-05-10 | 哈尔滨工业大学深圳研究生院 | High-precision long-time drifting-free integrator |
| CN105356884B (en) * | 2015-11-03 | 2018-08-17 | 南京天易合芯电子有限公司 | Sensor readout circuit based on quadrature Sigma-Delta analog-digital converter |
| CN112997072A (en) * | 2018-10-30 | 2021-06-18 | 希奥检测有限公司 | Electrothermal-based apparatus and method for operating a heater |
| CN114696826A (en) * | 2020-12-31 | 2022-07-01 | 合肥市芯海电子科技有限公司 | Analog-to-digital converter, electric quantity detection circuit and battery management system |
| CN114696830A (en) * | 2020-12-31 | 2022-07-01 | 合肥市芯海电子科技有限公司 | Analog-to-digital converter, electric quantity detection circuit and battery management system |
-
2015
- 2015-11-03 CN CN201520869841.6U patent/CN205160504U/en not_active Withdrawn - After Issue
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105356884B (en) * | 2015-11-03 | 2018-08-17 | 南京天易合芯电子有限公司 | Sensor readout circuit based on quadrature Sigma-Delta analog-digital converter |
| CN106656083A (en) * | 2016-12-16 | 2017-05-10 | 哈尔滨工业大学深圳研究生院 | High-precision long-time drifting-free integrator |
| CN106656083B (en) * | 2016-12-16 | 2019-11-12 | 哈尔滨工业大学深圳研究生院 | A kind of high-precision is for a long time without drift integrator |
| CN112997072A (en) * | 2018-10-30 | 2021-06-18 | 希奥检测有限公司 | Electrothermal-based apparatus and method for operating a heater |
| CN114696826A (en) * | 2020-12-31 | 2022-07-01 | 合肥市芯海电子科技有限公司 | Analog-to-digital converter, electric quantity detection circuit and battery management system |
| CN114696830A (en) * | 2020-12-31 | 2022-07-01 | 合肥市芯海电子科技有限公司 | Analog-to-digital converter, electric quantity detection circuit and battery management system |
| WO2022143542A1 (en) * | 2020-12-31 | 2022-07-07 | 芯海科技（深圳）股份有限公司 | Analog-to-digital converter, power detection circuit, and battery management system |
| WO2022143544A1 (en) * | 2020-12-31 | 2022-07-07 | 芯海科技（深圳）股份有限公司 | Analog-to-digital converter, electric quantity measurement circuit, and battery management system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105356884A (en) | Sensor readout circuit based on Sigma-Delta analog-digital converter | |
| CN205160504U (en) | Sensor playback circuit based on sigma -Delta adc | |
| US20070075886A1 (en) | Transmitting and receiving device and transmitting device and receiving device | |
| CN101465651B (en) | Ad converter | |
| CN102545901A (en) | Second-order feedforward Sigma-Delta modulator based on successive comparison quantizer | |
| CN104579347A (en) | Analog-to-digital converter | |
| US7158063B2 (en) | High-resolution sigma-delta converter | |
| CN104748858A (en) | InGaAs shortwave infrared detector signal processing system | |
| CN103684458A (en) | Analog-digital converter protective circuit, digital power supply, method and module for processing digital signals and method for protecting circuit | |
| CN102638268B (en) | Third-order feedforward Sigma-Delta modulator based on successive comparison quantizer | |
| CN210016452U (en) | Control circuit of voltage digital converter and resistance sensor reading circuit | |
| CN105573568A (en) | Capacitive touch device and stimulation signal generation circuit and method thereof | |
| CN100458864C (en) | Method for high precision collecting weak signal and circuit thereof | |
| CN102404007A (en) | Analog-digital converter | |
| CN104716959A (en) | Analog-to-digital converting device and analog-to-digital converting method | |
| CN101090270A (en) | Device for implementing high speed analog-to digital conversion | |
| CN104168022A (en) | X-ray CCD reading system based on discrete time incremental model sigma delta ADC | |
| CN104811181A (en) | Current-to-voltage conversion circuit with input bias and active power filtering effects and current-to-voltage conversion method | |
| US8872682B2 (en) | Analog-to-digital conversion loop for PS15 and WSS systems | |
| US9917593B2 (en) | Logarithmic analog to digital converter devices and methods thereof | |
| CN204807622U (en) | Detection circuitry | |
| CN204906363U (en) | Flash analog to digital conversion circuit | |
| CN204559542U (en) | A kind of current-to-voltage converting circuit with inputting biased and active power filtering | |
| CN203747802U (en) | Digital-to-analog conversion circuit | |
| CN111030696A (en) | High-precision analog-to-digital converter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| AV01 | Patent right actively abandoned | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20160413 Effective date of abandoning: 20180817 |