CN205140954U - DFN3030 -8L -B chip frame - Google Patents

DFN3030 -8L -B chip frame Download PDF

Info

Publication number
CN205140954U
CN205140954U CN201520959761.XU CN201520959761U CN205140954U CN 205140954 U CN205140954 U CN 205140954U CN 201520959761 U CN201520959761 U CN 201520959761U CN 205140954 U CN205140954 U CN 205140954U
Authority
CN
China
Prior art keywords
chip
unit
frame
framework
mount unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201520959761.XU
Other languages
Chinese (zh)
Inventor
罗天秀
樊增勇
许兵
崔金忠
任伟
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chengdu Advanced Power Semiconductor Co Ltd
Original Assignee
Chengdu Advanced Power Semiconductor Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Chengdu Advanced Power Semiconductor Co Ltd filed Critical Chengdu Advanced Power Semiconductor Co Ltd
Priority to CN201520959761.XU priority Critical patent/CN205140954U/en
Application granted granted Critical
Publication of CN205140954U publication Critical patent/CN205140954U/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93Batch processes
    • H01L2224/95Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/97Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting

Landscapes

  • Thyristors (AREA)

Abstract

The utility model relates to a chip the take up frame, concretely relates to DFN3030 -8L -B chip frame, including the frame that is used for the take up chip, the frame is equallyd divide for four unit A, B, C and D by many cell compartment grooves rather than width direction parallel arrangement, has arranged 17, 18 rows individualistic install the chip units in every unit, be provided with the chip weld part that is used for welding chip on the install the chip unit, correspond with the chip weld part on every install the chip unit and be provided with 8 pin mounting grooves that are used for installing chip fin, the pin mounting groove is equallyd divide in the both sides of chip weld part, when install the chip behind the chip weld part, the pin mounting groove of both sides forms the positive pole and the negative pole of chip respectively, the chip weld part is homopolar with positive pole or negative pole. This install the chip frame arranges rationally, can effectively utilize chip frame's area for big, the reduction comprehensive cost of density of its install the chip unit of arranging.

Description

A kind of DFN3030-8L-B chi frame
Technical field
The utility model relates to a kind of chip and takes up frame, particularly a kind of DFN3030-8L-B chi frame.
Background technology
Chi frame is as the chip carrier of integrated circuit, it is a kind of electrical connection realizing chip internal circuits exit and outer lead by means of bonding gold wire, form the key structure part of electric loop, it serves the function served as bridge be connected with outer lead, all needing in the semiconductor integrated block of the overwhelming majority to use chi frame, is basic material important in electronics and information industry.The chip packaging unit model of chip package form to be DFN3030-8L-B(DFN be miniature electric components and parts, 8L represents that the chip that chip mount unit is installed is provided with 8 pins, 3030 represent that chip mount unit is of a size of long 3.0mm, wide 3.0mm) time, because the size of this chip package is larger, more chip to be arranged in identical chi frame size, just need to carry out appropriate design to arrangement form.
As current chi frame product, DFN251020 on market arranges/1120 chi frames, and this chi frame of every bar has 20 rows, often row has 56 transistors, this chi frame length is 252mm, width is 78mm, when chi frame size is fixing, can only arrange 1120 packaged chips, such arrangement product density is low, cause production efficiency low, production cost is high, is the product of poor efficiency.Along with the growth of market consumption, current equipment and the design productivity of product can not meet market demand, need to improve the effective rate of utilization of product, along with the raising of production cost and labour costs, it may be necessary technique improvement and reduce production cost.
Utility model content
Goal of the invention of the present utility model is: exist the irrational situation of the arrangement form of chip when frame size is fixed for existing chi frame, cause the problem that the utilance of chi frame is low, a kind of DFN3030-8L-B chi frame is provided, this chi frame connection and reasonable arrangement, effectively utilize the area of chi frame, the density of the chip mount unit that it is arranged is large, reduce integrated cost.
To achieve these goals, the technical solution adopted in the utility model is:
A kind of DFN3030-8L-B chi frame, comprise the framework for taking up chip, described lengths of frame is 250 ± 0.1mm, width is 70 ± 0.05mm, described framework is divided into four unit A by many unit separation troughs be arranged in parallel with its Width, B, C and D, 17 row are furnished with in each unit, the chip mount unit that 18 rows are single, the shape and size of described chip mount unit and packing forms DFN3030-8L-B Corresponding matching, the chip installed surface of described chip mount unit is square, and the limit of the limit of installed surface and framework is arranged in parallel, described chip mount unit is provided with the chips welding portion for welding chip, correspondingly with chips welding portion on each chip mount unit be provided with 8 pin mounting grooves for chip pin, described pin mounting groove divides equally the both sides in chips welding portion, after chip is installed on chips welding portion, the pin mounting groove of both sides forms anode and the negative electrode of chip respectively, described chips welding portion and male or female are homopolarity.
Size due to the chip mount unit of DFN3030-8L-B model is fixing 3.0*3.0mm, therefore when frame size is fixing, reasonably contribute to improving framework utilance to frame welding regional compartmentalization, this chi frame is divided into four identical regions along lengths of frame direction, often row can arrange the chip mount unit of 68 chip placements, arranges 306 chip mount unit in so each region, the length of this framework is 250mm, wide is 70mm, and due to the installed surface of chip mount unit be square, and the limit of the limit of installed surface and framework is arranged in parallel, the frame space that so chip mount unit takies altogether is: long 68*3.0=204mm, wide 18*3.0=54, can be A, B, C, unit separation trough between D region and frame edge reserve enough sizes, can arrange that 1224 models are the chip mount unit of DFN3030-8L-B on the frame, greatly improve the utilance of framework, effectively utilize the area of chi frame, make the density of the chip mount unit of layout large, reduce integrated cost, in addition, chip mount unit is provided with chips welding portion, pin mounting groove is divided equally the both sides in chips welding portion, after chip is installed on chips welding portion, the pin mounting groove of both sides forms anode and the negative electrode of chip respectively, described chips welding portion and male or female are homopolarity, and the ability making chip bear rush of current strengthens, and the time that can use is longer.
As preferred version of the present utility model, the quantity of the every bar unit separation trough between described A, B, C and D unit is 6, and the groove width of each unit separation trough is 4mm, length is 8mm.Unit separation trough for segmentation framework is convenient to the use of chip, in use, by unit separation trough, whole piece is equipped with the framework of chip separately, is convenient to the cutting operation of one single chip; Meanwhile, the groove width of each unit separation trough is 4mm, length is 8mm, and the size of the overall dimensions and chip mount unit that meet framework arranges demand, is conducive to improving framework utilance.
As preferred version of the present utility model, interval 8mm between four unit on framework is 8mm near the A unit of frame edge and the distance of D unit and frame.Such cloth postpone, total chip mount unit adds the spacing distance between four unit, and the framework taken is long to be of a size of: 204+3*8+2*8=244mm, is less than 250mm, meets arrangement requirement.
As preferred version of the present utility model, four angles of each chip mount unit are provided with cutting location notch.Be convenient to the use after chip is arranged on framework, easily can cut out one single chip, reduce wafer damage.
As preferred version of the present utility model, described cutting location notch is cross groove, and cross groove is parallel with the limit of chip mount unit respectively.The cutting location notch be arranged on chip mount unit corner is designed to criss-cross groove, and groove is parallel with the limit of chip mount unit, is convenient to the segmentation of chip mount unit.
In sum, owing to have employed technique scheme, the beneficial effects of the utility model are:
1, because the size of the chip mount unit of DFN3030-8L-B model is fixing 3.0*3.0mm, therefore when frame size is fixing, reasonably contribute to improving framework utilance to frame welding regional compartmentalization, this chi frame is divided into four identical regions along lengths of frame direction, often row can arrange the chip mount unit of 68 chip placements, arranges 306 chip mount unit in so each region, the length of this framework is 250mm, wide is 70mm, and due to the installed surface of chip mount unit be square, and the limit of the limit of installed surface and framework is arranged in parallel, the frame space that so chip mount unit takies altogether is: long 68*3.0=204mm, wide 18*3.0=54, can be A, B, C, unit separation trough between D region and frame edge reserve enough sizes, can arrange that 1224 models are the chip mount unit of DFN3030-8L-B on the frame, greatly improve the utilance of framework, effectively utilize the area of chi frame, make the density of the chip mount unit of layout large, reduce integrated cost, in addition, chip mount unit is provided with chips welding portion, pin mounting groove is divided equally the both sides in chips welding portion, after chip is installed on chips welding portion, the pin mounting groove of both sides forms anode and the negative electrode of chip respectively, described chips welding portion and male or female are homopolarity, and the ability making chip bear rush of current strengthens, and the time that can use is longer,
2, on four angles of each chip mount unit, be provided with cutting location notch, be convenient to the use after chip is arranged on framework, easily can cut out one single chip, reduce wafer damage.
Accompanying drawing explanation
Fig. 1 is the structural representation of the utility model DFN3030-8L-B chi frame.
Fig. 2 is the structural representation of A unit in Fig. 1.
Fig. 3 is the partial enlarged drawing of F part in Fig. 2.
Fig. 4 is the schematic diagram after embodiment chips installation unit chip.
Mark in figure: 1-framework, 101-chip mount unit, 102-cuts location notch, 103-negative electrode, 104-anode, 105-chips welding portion, 106-pin mounting groove, 2-unit separation trough, 3-chip.
Embodiment
Below in conjunction with accompanying drawing, the utility model is described in detail.
In order to make the purpose of this utility model, technical scheme and advantage clearly understand, below in conjunction with drawings and Examples, the utility model is further elaborated.Should be appreciated that specific embodiment described herein only in order to explain the utility model, and be not used in restriction the utility model.
Embodiment
This chi frame is used for the layout of transistor chip by the present embodiment, as Figure 1-Figure 4, the DFN3030-8L-B chi frame of the present embodiment, comprise the framework 1 for taking up chip, described framework 1 length is 250 ± 0.1mm, width is 70 ± 0.05mm, described framework 1 is divided into four unit A by many unit separation troughs 2 be arranged in parallel with its Width, B, C and D, 17 row are furnished with in each unit, the chip mount unit 101 that 18 rows are single, the shape and size of described chip mount unit 101 and packing forms DFN3030-8L-B Corresponding matching, the chip installed surface of described chip mount unit 101 is square, and the limit of the limit of installed surface and framework 1 is arranged in parallel, described chip mount unit 101 is provided with the chips welding portion 105 for welding chip, correspondingly with chips welding portion 105 on each chip mount unit 101 be provided with 8 pin mounting grooves 106 for chip pin, described pin mounting groove 106 divides equally the both sides in chips welding portion 105, as shown in Figure 4, after chip 3 is installed on chips welding portion 105, the pin mounting groove 106 of both sides forms anode 104 and the negative electrode 103 of chip 3 respectively, described chips welding portion 105 is homopolarity with anode 104 or negative electrode 103.
In the present embodiment, the quantity of the every bar unit separation trough 2 between described A, B, C and D unit is 6, and the groove width of each unit separation trough 2 is 4mm, length is 8mm.Unit separation trough for segmentation framework is convenient to the use of chip, in use, by unit separation trough, whole piece is equipped with the framework of chip separately, is convenient to the cutting operation of one single chip; Meanwhile, the groove width of each unit separation trough is 4mm, length is 8mm, and the size of the overall dimensions and chip mount unit that meet framework arranges demand, is conducive to improving framework utilance.
In the present embodiment, interval 8mm between four unit on framework 1 is 8mm near the A unit at framework 1 edge and the distance of D unit and frame.Such cloth postpone, total chip mount unit adds the spacing distance between four unit, and the framework taken is long to be of a size of: 204+3*8+2*8=244mm, is less than 250mm, meets arrangement requirement.
In the present embodiment, four angles of each chip mount unit 101 are provided with cutting location notch 102.Be convenient to the use after chip is arranged on framework, easily can cut out one single chip, reduce wafer damage.
In the present embodiment, described cutting location notch 102 is cross groove, and cross groove is parallel with the limit of chip mount unit 101 respectively.The cutting location notch be arranged on chip mount unit corner is designed to criss-cross groove, and groove is parallel with the limit of chip mount unit, is convenient to the segmentation of chip mount unit.
In sum, the chi frame of the present embodiment be applied in transistor chip arrange advantage be:
1, because the size of the chip mount unit of DFN3030-8L-B model is fixing 3.0*3.0mm, therefore when frame size is fixing, reasonably contribute to improving framework utilance to frame welding regional compartmentalization, this chi frame is divided into four identical regions along lengths of frame direction, often row can arrange the chip mount unit of 68 chip placements, arranges 306 chip mount unit in so each region, the length of this framework is 250mm, wide is 70mm, and due to the installed surface of chip mount unit be square, and the limit of the limit of installed surface and framework is arranged in parallel, the frame space that so chip mount unit takies altogether is: long 68*3.0=204mm, wide 18*3.0=54, can be A, B, C, unit separation trough between D region and frame edge reserve enough sizes, can arrange that 1224 models are the chip mount unit of DFN3030-8L-B on the frame, greatly improve the utilance of framework, effectively utilize the area of chi frame, make the density of the chip mount unit of layout large, reduce integrated cost, in addition, chip mount unit is provided with chips welding portion, pin mounting groove is divided equally the both sides in chips welding portion, after chip is installed on chips welding portion, the pin mounting groove of both sides forms anode and the negative electrode of chip respectively, described chips welding portion and male or female are homopolarity, and the ability making chip bear rush of current strengthens, and the time that can use is longer,
2, on four angles of each chip mount unit, be provided with cutting location notch, be convenient to the use after chip is arranged on framework, easily can cut out one single chip, reduce wafer damage.
The foregoing is only preferred embodiment of the present utility model; not in order to limit the utility model; all do within spirit of the present utility model and principle any amendment, equivalent to replace and improvement etc., all should be included within protection range of the present utility model.

Claims (4)

1. a DFN3030-8L-B chi frame, comprise the framework for taking up chip, described lengths of frame is 250 ± 0.1mm, width is 70 ± 0.05mm, it is characterized in that, described framework is divided into four unit A by many unit separation troughs be arranged in parallel with its Width, B, C and D, 17 row are furnished with in each unit, the chip mount unit that 18 rows are single, the shape and size of described chip mount unit and packing forms DFN3030-8L-B Corresponding matching, the chip installed surface of described chip mount unit is square, and the limit of the limit of installed surface and framework is arranged in parallel, described chip mount unit is provided with the chips welding portion for welding chip, correspondingly with chips welding portion on each chip mount unit be provided with 8 pin mounting grooves for chip pin, described pin mounting groove divides equally the both sides in chips welding portion, after chip is installed on chips welding portion, the pin mounting groove of both sides forms anode and the negative electrode of chip respectively, described chips welding portion and male or female are homopolarity, the ability making chip bear rush of current strengthens, four angles of each chip mount unit are provided with cutting location notch.
2. DFN3030-8L-B chi frame according to claim 1, is characterized in that, the quantity of the every bar unit separation trough between described A, B, C and D unit is 6, and the groove width of each unit separation trough is 4mm, length is 8mm.
3. DFN3030-8L-B chi frame according to claim 2, is characterized in that, interval 8mm between four unit on framework, is 8mm near the A unit of frame edge and the distance of D unit and frame.
4. DFN3030-8L-B chi frame according to claim 1, is characterized in that, described cutting location notch is cross groove, and cross groove is parallel with the limit of chip mount unit respectively.
CN201520959761.XU 2015-11-27 2015-11-27 DFN3030 -8L -B chip frame Expired - Fee Related CN205140954U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201520959761.XU CN205140954U (en) 2015-11-27 2015-11-27 DFN3030 -8L -B chip frame

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201520959761.XU CN205140954U (en) 2015-11-27 2015-11-27 DFN3030 -8L -B chip frame

Publications (1)

Publication Number Publication Date
CN205140954U true CN205140954U (en) 2016-04-06

Family

ID=55626719

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201520959761.XU Expired - Fee Related CN205140954U (en) 2015-11-27 2015-11-27 DFN3030 -8L -B chip frame

Country Status (1)

Country Link
CN (1) CN205140954U (en)

Similar Documents

Publication Publication Date Title
US20120248539A1 (en) Flip chip semiconductor device
CN205140952U (en) DFN2020 -6L -B chip frame
CN205140954U (en) DFN3030 -8L -B chip frame
CN205140958U (en) DFN3030 -8L -A chip frame
CN205122577U (en) DFN2020 -8L -A chip frame
CN205140960U (en) DFN1610 -2L -B chip frame
CN205140956U (en) DFN1610 -2L -A chip frame
CN205140955U (en) DFN2020 -3L chip frame
CN205140959U (en) DFN1616 -6L -A chip frame
CN205159314U (en) DFN2018 -6L chip frame
CN205140961U (en) SOD123FL chip frame
CN217822788U (en) GaN semiconductor packaging frame based on QFN (quad Flat No-lead) appearance
CN202996822U (en) Lead frame
CN205140953U (en) DFN1608 -2L chip frame
CN205140957U (en) Two core chip frame of SC70
CN204497222U (en) A kind of DFN3313-8 38 row lead frame
CN204481024U (en) A kind of DFN2020-6 26 row lead frame
CN204497224U (en) A kind of DFN2510-10 21 row lead frame
CN204497221U (en) A kind of DFN0603 84 arranges twinlead framework
CN206003768U (en) A kind of DFN3810 9L lead frame
CN206022353U (en) A kind of SOD882 singles high density framework
CN204497223U (en) A kind of DFN0603 84 arranges Single cone detonating fuse framework
CN208014689U (en) A kind of improved TO-220C7 lead frames
CN221080009U (en) Packaging frame and semiconductor packaging structure
CN204497225U (en) A kind of SOD882 48 arranges twinlead framework

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20160406

Termination date: 20171127