CN204808091U - Current source - Google Patents
Current source Download PDFInfo
- Publication number
- CN204808091U CN204808091U CN201520489495.9U CN201520489495U CN204808091U CN 204808091 U CN204808091 U CN 204808091U CN 201520489495 U CN201520489495 U CN 201520489495U CN 204808091 U CN204808091 U CN 204808091U
- Authority
- CN
- China
- Prior art keywords
- nmos tube
- grid
- drain electrode
- pmos
- connects
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Amplifiers (AREA)
Abstract
The utility model discloses a current source. Current source includes an operational amplifier, a PMOS pipe, a NMOS pipe, the 2nd NMOS pipe, the 2nd PMOS pipe, the 3rd NMOS pipe and fourth NMOS pipe.
Description
Technical field
The utility model relates to current source.
Background technology
Devise a kind of current source.
Summary of the invention
The utility model aims to provide a kind of current source.
Current source, comprises the first operational amplifier, the first PMOS, the first NMOS tube, the second NMOS tube, the second PMOS, the 3rd NMOS tube and the 4th NMOS tube:
The positive input termination reference voltage V REF of described first operational amplifier, the source electrode of the first NMOS tube described in negative input termination and the drain electrode of described second NMOS tube, export the grid of the first NMOS tube described in termination;
The grid of described first PMOS and drain electrode are connected together the grid of the drain electrode that connects described first NMOS tube again and described second PMOS, and source electrode meets supply voltage VCC;
The grid of described first NMOS tube connects the output terminal of described first operational amplifier, drain electrode connects the grid of described first PMOS and the grid of drain electrode and described second PMOS, and source electrode connects the negative input end of described first operational amplifier and the drain electrode of described second NMOS tube;
The grid of described second NMOS tube connects the grid of the drain electrode of described second PMOS and the grid of described 3rd NMOS tube and drain electrode and described 4th NMOS tube, drain electrode connects the source electrode of described first NMOS tube and the negative input end of described first operational amplifier, source ground;
The grid of described second PMOS connects the grid of described first PMOS and the drain electrode of drain electrode and described first NMOS tube, drain electrode connects the grid of the grid of described second NMOS tube and the grid of described 3rd NMOS tube and drain electrode and described 4th NMOS tube, and source electrode meets supply voltage VCC;
The grid of described 3rd NMOS tube and the grid and the drain electrode of described second PMOS and the grid of described 4th NMOS tube that connect described second NMOS tube again of being connected together that drain, source ground;
The grid of described 4th NMOS tube connects the drain electrode of the grid of described second NMOS tube and the grid of described 3rd NMOS tube and drain electrode and described second PMOS, drains as current output terminal IOUT, source ground.
Described first operational amplifier and described first NMOS tube form follower, described second NMOS tube is made to be in linear zone between the source-drain electrode that reference voltage V REF is just added in described second NMOS tube, and generation current, then described second PMOS is given by described first PMOS mirror image, described second NMOS tube and described 4th NMOS tube is given again, generation current IOUT by described 3rd NMOS tube mirror image.
Accompanying drawing explanation
Fig. 1 is the circuit diagram of current source of the present utility model.
Embodiment
Below in conjunction with accompanying drawing, the utility model content is further illustrated.
Current source, as shown in Figure 1, comprises the first operational amplifier 101, first PMOS 102, first NMOS tube 103, second NMOS tube 104, second PMOS 105, the 3rd NMOS tube 106 and the 4th NMOS tube 107:
The positive input termination reference voltage V REF of described first operational amplifier 101, the source electrode of the first NMOS tube 103 described in negative input termination and the drain electrode of described second NMOS tube 104, export the grid of the first NMOS tube 103 described in termination;
The grid of described first PMOS 102 and drain electrode are connected together the grid of the drain electrode that connects described first NMOS tube 103 again and described second PMOS 105, and source electrode meets supply voltage VCC;
The grid of described first NMOS tube 103 connects the output terminal of described first operational amplifier 101, drain electrode connects the grid of described first PMOS 102 and the grid of drain electrode and described second PMOS 105, and source electrode connects the negative input end of described first operational amplifier 101 and the drain electrode of described second NMOS tube 104;
The grid of described second NMOS tube 104 connects the grid of the drain electrode of described second PMOS 105 and the grid of described 3rd NMOS tube 106 and drain electrode and described 4th NMOS tube 107, drain electrode connects the source electrode of described first NMOS tube 103 and the negative input end of described first operational amplifier 101, source ground;
The grid of described second PMOS 105 connects the grid of described first PMOS 102 and the drain electrode of drain electrode and described first NMOS tube 103, drain electrode connects the grid of the grid of described second NMOS tube 104 and the grid of described 3rd NMOS tube 106 and drain electrode and described 4th NMOS tube 107, and source electrode meets supply voltage VCC;
The grid of described 3rd NMOS tube 106 and the grid and the drain electrode of described second PMOS 105 and the grid of described 4th NMOS tube 107 that connect described second NMOS tube 104 again of being connected together that drain, source ground;
The grid of described 4th NMOS tube 107 connects the drain electrode of the grid of described second NMOS tube 104 and the grid of described 3rd NMOS tube 106 and drain electrode and described second PMOS 105, drains as current output terminal IOUT, source ground.
Described first operational amplifier 101 and described first NMOS tube 103 form follower, described second NMOS tube 104 is made to be in linear zone between the source-drain electrode that reference voltage V REF is just added in described second NMOS tube 104, and generation current, then described second PMOS 105 is given by described first PMOS 102 mirror image, described second NMOS tube 104 and described 4th NMOS tube 107 is given again, generation current IOUT by described 3rd NMOS tube 106 mirror image.
Claims (1)
1. current source, is characterized in that: comprise the first operational amplifier, the first PMOS, the first NMOS tube, the second NMOS tube, the second PMOS, the 3rd NMOS tube and the 4th NMOS tube;
The positive input termination reference voltage V REF of described first operational amplifier, the source electrode of the first NMOS tube described in negative input termination and the drain electrode of described second NMOS tube, export the grid of the first NMOS tube described in termination;
The grid of described first PMOS and drain electrode are connected together the grid of the drain electrode that connects described first NMOS tube again and described second PMOS, and source electrode meets supply voltage VCC;
The grid of described first NMOS tube connects the output terminal of described first operational amplifier, drain electrode connects the grid of described first PMOS and the grid of drain electrode and described second PMOS, and source electrode connects the negative input end of described first operational amplifier and the drain electrode of described second NMOS tube;
The grid of described second NMOS tube connects the grid of the drain electrode of described second PMOS and the grid of described 3rd NMOS tube and drain electrode and described 4th NMOS tube, drain electrode connects the source electrode of described first NMOS tube and the negative input end of described first operational amplifier, source ground;
The grid of described second PMOS connects the grid of described first PMOS and the drain electrode of drain electrode and described first NMOS tube, drain electrode connects the grid of the grid of described second NMOS tube and the grid of described 3rd NMOS tube and drain electrode and described 4th NMOS tube, and source electrode meets supply voltage VCC;
The grid of described 3rd NMOS tube and the grid and the drain electrode of described second PMOS and the grid of described 4th NMOS tube that connect described second NMOS tube again of being connected together that drain, source ground;
The grid of described 4th NMOS tube connects the drain electrode of the grid of described second NMOS tube and the grid of described 3rd NMOS tube and drain electrode and described second PMOS, drains as current output terminal IOUT, source ground.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201520489495.9U CN204808091U (en) | 2015-07-03 | 2015-07-03 | Current source |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201520489495.9U CN204808091U (en) | 2015-07-03 | 2015-07-03 | Current source |
Publications (1)
Publication Number | Publication Date |
---|---|
CN204808091U true CN204808091U (en) | 2015-11-25 |
Family
ID=54592880
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201520489495.9U Expired - Fee Related CN204808091U (en) | 2015-07-03 | 2015-07-03 | Current source |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN204808091U (en) |
-
2015
- 2015-07-03 CN CN201520489495.9U patent/CN204808091U/en not_active Expired - Fee Related
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103744462B (en) | A kind of low pressure difference linear voltage regulator transient response intensifier circuit and control method thereof | |
CN204631666U (en) | The current source of zero-temperature coefficient | |
CN204808088U (en) | Utilize threshold voltage to realize electric current source of electric current | |
CN204719590U (en) | Self-starting reference voltage source | |
CN204808091U (en) | Current source | |
CN204242016U (en) | Voltage-reference | |
CN204808104U (en) | Zero temperature coefficient's reference voltage source | |
CN204719598U (en) | A kind of current source circuit | |
CN203117831U (en) | Pedestal generator and corresponding integrated circuit | |
CN204808092U (en) | Current source circuit | |
CN204990054U (en) | Reference voltage source | |
CN204719583U (en) | Not with the current source of mains voltage variations | |
CN204808090U (en) | Current source circuit | |
CN204392224U (en) | Realize the change-over circuit of low pressure to high pressure | |
CN204719593U (en) | With the current source that supply voltage is irrelevant | |
CN204808087U (en) | Current source circuit | |
CN204719585U (en) | Zero-temperature coefficient electrical current source | |
CN204719592U (en) | The not current source of temperature influence | |
CN204631678U (en) | The reference voltage source of high PSRR | |
CN204719588U (en) | A kind of temperature independent current source | |
CN204331533U (en) | A kind of low-dropout linear voltage-regulating circuit | |
CN204990059U (en) | Voltage reference source | |
CN204719591U (en) | Electric current-producing device | |
CN204807617U (en) | Peak value detection circuit | |
CN205880721U (en) | Adjustable constant current source circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20151125 Termination date: 20160703 |
|
CF01 | Termination of patent right due to non-payment of annual fee |