CN204442534U - Realize multichannel MIPI synchronous transmission device - Google Patents
Realize multichannel MIPI synchronous transmission device Download PDFInfo
- Publication number
- CN204442534U CN204442534U CN201520157622.5U CN201520157622U CN204442534U CN 204442534 U CN204442534 U CN 204442534U CN 201520157622 U CN201520157622 U CN 201520157622U CN 204442534 U CN204442534 U CN 204442534U
- Authority
- CN
- China
- Prior art keywords
- module
- mipi
- multichannel
- input
- rgb
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Controls And Circuits For Display Device (AREA)
Abstract
The utility model discloses one and realize multichannel MIPI synchronous transmission device, comprise MIPI synchronization control module, multichannel LINK transmits input module, input synchronization module, RGB modular converter, multichannel RGB synchronism switching module, MIPI modular converter and multichannel MIPI synchronous output module, can by multichannel MIPI Signal transmissions to module, and the MIPI signal exported synchronously can be transferred to module.The utility model can detect 4Lane module and 8Lane module, can detect multiple module, and the signal source that can be switched to very easily on different passage is to detect different images simultaneously; The signal source image of multiple passage can be inputted and convert thereof into MIPI Signal transmissions to the MIPI module of each passage.The utility model is by realizing with fpga chip, and not only working stability, reliability are high, realizes easily, and low price, easy and simple to handle.
Description
Technical field
The utility model relates to display and the field tests of MIPI liquid crystal module, refers to that one realizes multichannel MIPI synchronous transmission device particularly.
Background technology
MIPI vision signal is widely used in portable display device at present, the display module (hereinafter referred to as MIPI module or module) of traditional use MIPI signal is according to MIPI DSI agreement, the MIPI holding wire of 4Lane is used to transmit and display video image, but along with the raising of display resolution and transmission of video rate, market has occurred the MIPI module of 8Lane, the signal namely by the picture of ultrahigh resolution being split into two half screens gives module displays respectively by two 4Lane MIPI holding wires.
Due to the raising of the increase of MIPI signal Lane number and display resolution, transfer rate, the research and development technology of module and production technology is caused to become day by day complicated, thus make production cost increase, output reduction, in order to keep production efficiency, other unnecessary link and time must be reduced, and in module production testing link, still adopt the conventional method that each module is detected respectively, there is a large amount of repetitive operations as changed module, reloading image etc. in period, thus cause the Product checking time to increase, directly reduce production rate.
Therefore need a kind of device to detect multiple module simultaneously, and the signal source that can be switched to very easily on different passage is to detect different images, in order to ensure testing result reliability, avoid metrical error, need the tested module that the MIPI signal on each passage synchronously can reach connected.
Summary of the invention
For the deficiencies in the prior art, the one that the utility model provides realizes multichannel MIPI synchronous transmission device, can by multichannel MIPI Signal transmissions to module, not only incoming video signal can be the picture signal of multiple passage, and the MIPI signal exported synchronously can be transferred to module.
For achieving the above object, multichannel MIPI synchronous transmission device is realized designed by the utility model, its special character is, comprises MIPI synchronization control module, multichannel LINK transmits input module, input synchronization module, RGB modular converter, multichannel RGB synchronism switching module, MIPI modular converter and multichannel MIPI synchronous output module;
Described MIPI synchronization control module for sending synchronous control signal transmits input module, RGB synchronism switching module, MIPI modular converter and multichannel MIPI synchronous output module respectively input with multichannel LINK is connected;
For receiving the video signal of each passage and carrying out separating to the video signal of each passage and be in harmonious proportion the input that the described multichannel LINK of synchronous adjustment transmits input module and be also connected with image signal source, output with input synchronization module and be connected;
The input of the described input synchronization module of the video signal of each passage received for buffer memory transmits input module with multichannel LINK and is connected, and output is connected with RGB modular converter;
The input that video signal for reading each passage is simultaneously converted to the described RGB modular converter of RGB data is respectively connected with input synchronization module, output and multichannel RGB synchronism switching model calling;
For being also connected with RGB modular converter according to the input of synchronous control signal by the described multichannel RGB synchronism switching module of the RGB data synchronous driving of each passage, output is connected with MIPI modular converter;
For the RGB data of each passage is converted to respectively the described MIPI modular converter of MIPI signal input also with multichannel RGB synchronism switching model calling, output is connected with multichannel MIPI synchronous output module;
Input for the described multichannel MIPI synchronous output module sending the MIPI signal of each passage according to synchronous control signal is also connected with MIPI modular converter, and output is connected with module.
Further, described module is 4Lane or 8Lane liquid crystal module.The utility model is all applicable for 4Lane or 8Lane liquid crystal module, vision signal for each passage of 8Lane liquid crystal module comprises main Link video transfer signal and from Link video transfer signal, main Link video transfer signal and comprise 4Lane video transfer signal respectively from Link video transfer signal.
Further, the number of described passage is 1 ~ 12.The utility model is applicable to 1 ~ 12 passage transmission video signal simultaneously, to realize synchronously receiving MIPI vision signal with each channel attached liquid crystal module.Distinguishingly, the number of described passage is 5.
The beneficial effects of the utility model are:
(1) the utility model can detect multiple module simultaneously, and the signal source that can be switched to very easily on different passage is to detect different images, and guarantee testing result reliability, avoid metrical error.
(2) the utility model can input the signal source image of multiple passage and convert thereof into MIPI Signal transmissions to the MIPI module of each passage.By the switching controls of upper layer software (applications), both the image of a certain input channel can be switched the module outputted on a certain passage, the image of a certain input channel can be outputted to again the module on whole passage, form one to one and one to many MIPI transmission.
(3) the utility model is by Synchronization Control, the input and output adjusting each passage, makes each module all can receive MIPI signal in the same time mutually, avoids asynchronous a caused metrical error of screen.
(4) the utility model can detect 4Lane module and 8Lane module, and the module characteristic on all passages needs identical with resolution, transmits input to the signal transmission in different images source by the configuration realization of upper layer software (applications).
(5) the utility model is by realizing with fpga chip, and not only working stability, reliability are high, realizes easily, and low price, easy and simple to handle.
Accompanying drawing explanation
Fig. 1 is the circuit block diagram that the utility model realizes multichannel MIPI synchronous transmission device;
In figure: MIPI synchronization control module 1, multichannel LINK transmits input module 2, input synchronization module 3, RGB modular converter 4, multichannel RGB synchronism switching module 5, MIPI modular converter 6, multichannel MIPI synchronous output module 7, module 8, image signal source 9.
Embodiment
Below in conjunction with the drawings and specific embodiments, the utility model is described in further detail.
As shown in Figure 1, one provided by the utility model realizes multichannel MIPI synchronous transmission device, comprises MIPI synchronization control module 1, multichannel LINK transmits input module 2, input synchronization module 3, RGB modular converter 4, multichannel RGB synchronism switching module 5, MIPI modular converter 6 and multichannel MIPI synchronous output module 7.
MIPI synchronization control module 1 transmits input module 2, RGB synchronism switching module 5, MIPI modular converter 6 and multichannel MIPI synchronous output module 7 respectively input with multichannel LINK is connected; The input that multichannel LINK transmits input module 2 is also connected with image signal source 9, and output is connected with input synchronization module 3; The input of input synchronization module 3 transmits input module 2 with multichannel LINK and is connected, and output is connected with RGB modular converter 4; The input of RGB modular converter 4 is connected with input synchronization module 3, and output is connected with multichannel RGB synchronism switching module 5; The input of multichannel RGB synchronism switching module 5 is also connected with RGB modular converter 4, and output is connected with MIPI modular converter 6; The input of MIPI modular converter 6 is also connected with multichannel RGB synchronism switching module 5, and output is connected with multichannel MIPI synchronous output module 7; The input of multichannel MIPI synchronous output module 7 is also connected with MIPI modular converter 6, and output is connected with module 8.Transmission channel number is identical with the number of module 8, and each output channel of multichannel MIPI synchronous output module 7 is connected with a module 8 respectively.Such as, the number of passage is 5, then five liquid crystal module 8 can synchronously receive MIPI signal.
Refer to particularly, MIPI synchronization control module 1 sends MIPI module to multichannel MIPI synchronous output module 7 and receives synchronous conditioning signal and multichannel MIPI module reset signal, transmit input module 2 to multichannel LINK and send LINK signal transmission parameters signalization and LINK signal input electric synchronization adjustment signal, send RGB synchronous switching control signal to multichannel RGB synchronism switching module 5, send multichannel MIPI to MIPI modular converter 6 and to spread its tail instruction and MIPI transmitting synchronous control signal.
Multichannel LINK transmits input module 2 for receiving the video signal of each passage from image signal source 9, and according to the video signal of each passage of LINK signal transmission parameters signalization demodulation, the video signal adjusting each passage according to LINK signal input electric synchronization adjustment signal, then the video signal of each passage is transferred to input synchronization module 3.
The video signal of each passage that input synchronization module 3 receives for buffer memory.
RGB modular converter 4 is converted to RGB data respectively for the video signal simultaneously reading each passage from input synchronization module 3 and is sent to multichannel RGB synchronism switching module 5.
Multichannel RGB synchronism switching module 5 for according to RGB synchronous switching control signal by the RGB data synchronous driving of each passage to MIPI modular converter 6.
MIPI modular converter 6 sends to each passage of multichannel MIPI synchronous output module 7 command M IPI signal of spreading its tail for spread its tail according to multichannel MIPI instruction and MIPI transmitting synchronous control signal simultaneously, and is sent to multichannel MIPI synchronous output module 7 according to MIPI transmitting synchronous control signal again after the RGB data of each passage is converted to MIPI signal respectively.
Multichannel MIPI synchronous output module 7 arranges the transmission electric parameter of each passage for receiving synchronous conditioning signal according to MIPI module, and multichannel MIPI module reset signal and MIPI signal are sent to respectively with each channel attached module 8.
Realize the concrete steps that multichannel MIPI synchronous transmission device realizes multichannel MIPI synchronization transfer method comprise by above-mentioned:
Step 1), before powering on, first 4Lane or the 8Lane module of five passages is connected respectively in multichannel MIPI synchronous output module 7.Synchronous adjustment step: according to the connecting line of the module 8 be connected on five passages or the parameter such as length, transmission characteristic, material of connector, carry out arranging (its physical characteristic can be variant when reality uses for each connecting line) in upper layer software (applications), and after the utility model powers on, it is issued multichannel MIPI synchronous output module 7 by MIPI synchronization control module 1 again to the MIPI output electric synchronization adjustment signal that arranges of connecting line.
Multichannel MIPI synchronous output module 7 then adjusts carrying out the electric parameter such as output time delay, driving intensity, level, impedance matching, transmission attenuation between five output channels according to this control signal, object is the MIPI signal making to export is completely simultaneously when being transferred to each module 8, the MIPI signal that module 8 receives is identical on electrical quality, thus avoids the point caused because of transmission line characteristics difference to shield the difference of effect.
Inerrancy is shielded for making to light 8Lane in a passage, need to guarantee that multichannel MIPI synchronous output module 7 li of each passages are identical on physical layer, during as realized in FPGA, need guarantee that the logical design of each passage exports in same BANK, same layout clock unit, identical work schedule, identical voltage, electric current, variations in temperature with IO.
Step 2), after multichannel MIPI synchronous output module 7 has configured, upper layer software (applications) sends upper strata input control signal to MIPI synchronization control module 1 li, the poorest sequential that upper strata input control signal comprises the instruction of spreading its tail (because each module 8 is same type, instruction is also identical therefore it is spread its tail) of each module 8, module resets, LINK signal transmission parameters signalization, the adjustment of LINK signal input electric synchronization signal, image switching controls; Start the work of the utility model device afterwards.
Reset process: MIPI synchronization control module 1 produces multichannel to MIPI module reset signal, for guaranteeing each module 8 reliable reset, therefore the poorest sequential that the sequential of this reset signal resets by the module that upper strata provides produces, and issue each module 8 by multichannel MIPI synchronous output module 7, make the reset operation receiving identical signal quality that each module 8 energy is synchronous.
Step 3), MIPI synchronization control module 1 postpone after having produced reset signal the sufficiently long time carry out next step operation with the reseting procedure making each module 8 can complete self completely.Afterwards, the instruction of spreading its tail of each module 8 is issued the MIPI modular converter 6 of each passage to produce the corresponding MIPI signal containing instruction of spreading its tail by MIPI synchronization control module 1, module 8 is sent in feeding multichannel MIPI synchronous output module 7 respective channel, terminate for taking into account module 8 the spread its tail real-time of instruction and synchronism, MIPI synchronization control module 1 synchronously carries out the operation such as reading, generation, output, time delay of each instruction by the MIPI modular converter 6 that MIPI transmitting synchronous control signal controls each passage.
Step 4), after instruction of spreading its tail all sends to module, MIPI synchronization control module 1 again delayed startup multichannel LINK transmission input module 2 has guaranteed that modules all can accept completely and perform the configuration of instruction of spreading its tail.After multichannel LINK transmits input module 2 startup, adjust with correctly can the picture signal of demodulate transmitted line according to the input transmission characteristic of LINK signal transmission parameters signalization to each passage, and in physical electrical characteristic, guarantee that the Signal transmissions timing synchronization of principal and subordinate LINK (generally to decompose multiple LINK on transmission to reduce transmission rate, raising transmission reliability to the vision signal of large resolution and big data quantity with identical according to LINK signal input electric synchronization adjustment signal.
Step 5), multichannel LINK transmits input synchronization module 3 buffer memory that the master and slave LINK restituted signal of each passage is sent into respective channel by input module 2, for guaranteeing that the resource restriction in FPGA is considered again in reliable synchronization process, each LINK is buffer memory half frame images data respectively, read to convert thereof into RGB data by RGB modular converter 4 again, RGB data can be road 8Lane about a MIPI split screen video data or two-way 4Lane MIPI video data simultaneously.And send into multichannel RGB synchronism switching module 5.
Step 6), the RGB data being transfused to each passage of multichannel RGB synchronism switching module 5 is because of in the transmission time, the demodulation process time, logical sequence, or the difference on physical circuit causes having time delay each other to during multichannel RGB synchronism switching module 5, accumulate in time, time delay strengthens gradually, therefore buffer memory half frame data are needed again, multichannel RGB synchronism switching module 5 reads simultaneously again afterwards, and according to RGB synchronous switching control handshaking on required passage, this switching forms the switching matrix of n × n, both can export one to one, can export by one-to-many again.After multichannel RGB synchronism switching module 5, the output of each passage has been the RGB data of Complete Synchronization.
Step 7), MIPI modular converter 6 is sent to multichannel MIPI synchronous output module 7 according to MIPI transmitting synchronous control signal after the RGB data of each passage is converted to MIPI signal respectively more simultaneously.
The RGB data of input is carried out MIPI conversion with the MIPI signal producing a road 8Lane or two-way 4Lane by the MIPI modular converter 6 of each passage, and the MIPI transmitting synchronous control signal of all giving by MIPI synchronization control module 1 in the operation such as reading, conversion, sequencing control, transmission state change of conversion is carried out, the equal Complete Synchronization of each operating procedure of each passage controls, and on physical circuit realizes, the MIPI modular converter 6 of each passage is all on same structure or BANK, use same system clock work, thus ensure that transfer process Complete Synchronization.
Step 8), multichannel MIPI synchronous output module 7 MIPI signal is sent to respectively with each channel attached module 8, the MIPI signal that module 8 simultaneous display receives.
Multichannel MIPI synchronous output module 7 ditto described by MIPI Signal transmissions to module.MIPI code book is as LP state and HS state alternate transport simultaneously, this two states is electrical characteristic of different nature (the former be LVDS for LVCOMS, the latter) respectively, therefore in multichannel MIPI synchronous output module 7 output procedure, MIPI synchronization control module 1 still informs its current MIPI signal condition, multichannel MIPI synchronous output module 7 is corresponding does different electric adjustment, thus guarantees that module 8 receives the MIPI signal of complete synchronization.
Below be only preferred implementation of the present utility model; it should be pointed out that for those skilled in the art, under the prerequisite not departing from the utility model principle; can also design some improvement, these improvement also should be considered as protection range of the present utility model.
The content that this specification is not described in detail belongs to the known prior art of professional and technical personnel in the field.
Claims (4)
1. realize a multichannel MIPI synchronous transmission device, it is characterized in that: comprise MIPI synchronization control module (1), multichannel LINK transmits input module (2), input synchronization module (3), RGB modular converter (4), multichannel RGB synchronism switching module (5), MIPI modular converter (6) and multichannel MIPI synchronous output module (7);
Described MIPI synchronization control module (1) for sending synchronous control signal transmits input module (2), RGB synchronism switching module (5), MIPI modular converter (6) and multichannel MIPI synchronous output module (7) respectively input with multichannel LINK is connected;
For receiving the video signal of each passage and carrying out separating to the video signal of each passage and be in harmonious proportion the input that the described multichannel LINK of synchronous adjustment transmits input module (2) and be also connected with image signal source (9), output with input synchronization module (3) and be connected;
The input of the described input synchronization module (3) of the video signal of each passage received for buffer memory transmits input module (2) with multichannel LINK and is connected, and output is connected with RGB modular converter (4);
The input that video signal for reading each passage is simultaneously converted to the described RGB modular converter (4) of RGB data is respectively connected with input synchronization module (3), and output is connected with multichannel RGB synchronism switching module (5);
For being also connected with RGB modular converter (4) according to the input of synchronous control signal by described multichannel RGB synchronism switching module (5) of the RGB data synchronous driving of each passage, output is connected with MIPI modular converter (6);
Input for the described MIPI modular converter (6) RGB data of each passage being converted to respectively MIPI signal is also connected with multichannel RGB synchronism switching module (5), and output is connected with multichannel MIPI synchronous output module (7);
Input for the described multichannel MIPI synchronous output module (7) sending the MIPI signal of each passage according to synchronous control signal is also connected with MIPI modular converter (6), and output is connected with module (8).
2. according to claim 1ly realize multichannel MIPI synchronous transmission device, it is characterized in that: described module (8) is 4Lane or 8Lane liquid crystal module.
3. according to claim 1ly realize multichannel MIPI synchronous transmission device, it is characterized in that: the number of described passage is 1 ~ 12.
4. according to claim 3ly realize multichannel MIPI synchronous transmission device, it is characterized in that: the number of described passage is 5.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520157622.5U CN204442534U (en) | 2015-03-19 | 2015-03-19 | Realize multichannel MIPI synchronous transmission device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520157622.5U CN204442534U (en) | 2015-03-19 | 2015-03-19 | Realize multichannel MIPI synchronous transmission device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN204442534U true CN204442534U (en) | 2015-07-01 |
Family
ID=53610344
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201520157622.5U Active CN204442534U (en) | 2015-03-19 | 2015-03-19 | Realize multichannel MIPI synchronous transmission device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN204442534U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106205547A (en) * | 2016-09-29 | 2016-12-07 | 创维液晶器件(深圳)有限公司 | A kind of liquid crystal display module and drive circuit thereof |
| US10602119B1 (en) | 2019-05-20 | 2020-03-24 | A & L Canada Laboratories Inc. | System and method for multiplexing MIPI multispectral imaging devices |
-
2015
- 2015-03-19 CN CN201520157622.5U patent/CN204442534U/en active Active
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106205547A (en) * | 2016-09-29 | 2016-12-07 | 创维液晶器件(深圳)有限公司 | A kind of liquid crystal display module and drive circuit thereof |
| US10602119B1 (en) | 2019-05-20 | 2020-03-24 | A & L Canada Laboratories Inc. | System and method for multiplexing MIPI multispectral imaging devices |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104735387A (en) | Method and device for achieving multi-channel MIPI synchronous transmission | |
| CN104717447A (en) | Method for achieving 16LANE module multiple channel MIPI synchronous transmission | |
| CN104795039B (en) | FPGA (field programmable gate array) based method and FPGA based device for adjusting MIPI (mobile industry processor interface) signal transmission | |
| CN102323877B (en) | SERDES-based video processing system | |
| CN103544130B (en) | A kind of windows display equipment and display packing | |
| CN106161870B (en) | A kind of multi-screen control equipment and synchronization system | |
| CN201904945U (en) | LED landscape lamp control system | |
| CN105262973B (en) | The device and method of parallel multi-channel MIPI module points screen adjusting is realized based on FPGA | |
| CN104809996A (en) | Method and device for achieving data signals of various LANE numbers of MIPI (mobile industry processor interface) based on FPGA (field programmable gate array) | |
| CN202102690U (en) | All-color big screen display controller | |
| CN105023549A (en) | Resolution-adaptive MIPI (mobile industry processor interface) graph signal generation device and method | |
| CN201037989Y (en) | Synchronous all-colorful LED display control device | |
| CN204442534U (en) | Realize multichannel MIPI synchronous transmission device | |
| CN104952422A (en) | Method and system for adjusting module display parameters when MIPI (mobile industry processor interface) module displays images | |
| CN103903567B (en) | LED display control system, LED display screen system and stage lighting system | |
| CN105405375A (en) | MIPI video signal single path-to-multipath conversion device and MIPI video signal single path-to-multipath conversion method | |
| CN105427772A (en) | Multi-channel display port signal generation system and method of common protocol layer | |
| CN104992650A (en) | Method and device for automatically testing MIPI signal | |
| CN104796654A (en) | FPGA (field programmable gate array) based method and FPGA based device for generating 8LANE or 16LANE MIPI (mobile industry processor interface) signals | |
| CN104796653A (en) | Method and device for transmitting MIPI (mobile industry processor interface) signal under LPDT (lower-power data transmission) mode based on FPGA (field programmable gate array) | |
| CN101778219A (en) | Device and method for ensuring synchronous working of plurality of camera heads | |
| CN104822041A (en) | FPGA-based method for realizing video and command functions of MIPI signal and apparatus thereof | |
| CN110225316A (en) | A kind of multi-channel video processing apparatus and system of soft or hard collaboration | |
| CN104869344A (en) | FPGA-based method and device for realizing COMMAND function of MIPI signal | |
| CN204577065U (en) | The device of MIPI Signal transmissions adjustment is realized based on FPGA |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP01 | Change in the name or title of a patent holder | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 430070 Hubei City, Hongshan Province, South Lake Road, No. 53, Hongshan Venture Center, building on the 4 floor, No. Patentee after: Wuhan fine test electronics group Limited by Share Ltd Address before: 430070 Hubei City, Hongshan Province, South Lake Road, No. 53, Hongshan Venture Center, building on the 4 floor, No. Patentee before: Wuhan Jingce Electronic Technology Co., Ltd. |