CN105427772A - Multi-channel display port signal generation system and method of common protocol layer - Google Patents
Multi-channel display port signal generation system and method of common protocol layer Download PDFInfo
- Publication number
- CN105427772A CN105427772A CN201510700176.2A CN201510700176A CN105427772A CN 105427772 A CN105427772 A CN 105427772A CN 201510700176 A CN201510700176 A CN 201510700176A CN 105427772 A CN105427772 A CN 105427772A
- Authority
- CN
- China
- Prior art keywords
- signal
- module
- data
- display interface
- control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/006—Electronic inspection or testing of displays and display drivers, e.g. of LED or LCD displays
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
- G09G5/006—Details of the interface to the display terminal
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2330/00—Aspects of power supply; Aspects of display protection and defect management
- G09G2330/02—Details of power systems and of start or stop of display operation
- G09G2330/021—Power management, e.g. power saving
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2370/00—Aspects of data communication
- G09G2370/10—Use of a protocol of communication by packets in interfaces along the display data pipeline
Abstract
The invention relates to a multi-channel display port signal generation system of a common protocol layer. The system comprises a data packet and control symbol generation unit, a data multiplexing unit, and a state monitoring and assembling unit, wherein a signal output terminal of the data packet and control symbol generation unit is connected with a signal input terminal of the state monitoring and assembling unit via the data multiplexing unit, the state monitoring and assembling unit comprises a plurality of signal assembling channels, and a control signal communication terminal of the data multiplexing unit is used for being connected with a test state monitoring terminal of each signal assembling channel. According to the system, the occupation of logic resources of field programmable gate arrays can be reduced, the occupation area of the field programmable gate array resources is reduced, the power consumption of the field programmable gate arrays can be reduced, and the integration level of the field programmable gate arrays is improved.
Description
Technical field
The present invention relates to liquid crystal module display and the technical field of measurement and test of DP (DisplayPort display interface) interface, be specifically related to a kind of multi-tiled display interface signal generation system and method for shared protocol layer.
Background technology
Along with the resolution of small-medium size liquid crystal module (being namely not more than the liquid crystal module of 15 cun) increases, traditional LVDS (Low-VoltageDifferentialSignaling, low-voltage differential signal) interface can not meet the requirement of small size liquid crystal module at aspects such as volume, EMI (ElectromagneticInterference, electromagnetic interference (EMI)) and power consumptions.The reason that traditional LVDS interface can not meet above-mentioned requirements is as follows: along with the increase of resolution, bandwidth needed for signal is corresponding increase also, and the speed often organizing wire rod of LVDS interface is all lower, if meet the sharply increase of bandwidth, just need a large amount of wire rods, a large amount of wire rods is unfavorable for that small-medium size liquid crystal module continues toward frivolous future development, and the many costs of wire rod also will improve in addition, volume can not be met, the requirement of EMI and cost aspect.
Therefore technician brings into use DP interface as small-medium size liquid crystal module test interface.When small-medium size liquid crystal module is tested, need to generate the identical DP signal of multichannel, at present, the mode generating the identical DP signal of above-mentioned multichannel is mainly many ASIC (ApplicationSpecificIntegratedCircuit, application-specific IC) special chip directly generates or FPGA (Field-ProgrammableGateArray, field programmable gate array) directly copy generation, there is following shortcoming in above-mentioned traditional approach:
1, the proprietary chip of ASIC can only support that independent display interface signals exports, and when producing Multiple-shower interface signal, needs multiple chips, needs multiplexer (MUX simultaneously, and volume is large, and power consumption is high.
2, because display interface agreement is more complicated, for the mode that FPGA directly copies, realize Multiple-shower interface at the scene in programmable gate array and send, display interface coder resource takies more, takies on-site programmable gate array FPGA resource area large.
Summary of the invention
The object of the present invention is to provide a kind of multi-tiled display interface signal generation system and method for shared protocol layer, this system and method can reduce taking of field programmable gate array logic resource, reduce the area occupied of field programmable gate array resource, the power consumption of field programmable gate array can be reduced simultaneously, and improve the integrated level of field programmable gate array.
For achieving the above object, the multi-tiled display interface signal generation system of the shared protocol layer designed by the present invention, it comprises data group bag and control character generation unit, data-reusing unit and status surveillance and module units, wherein, the signal output part of described data group bag and control character generation unit monitors the signal input part with module units by data-reusing unit connection status, described status surveillance and module units comprise multiple signal and assemble passage, the control signal communication ends of data-reusing unit monitors end for the test mode connecting each signal assembling passage, described data group bag and control character generation unit for generating data flow architecture attribute information, cycle tests and the frame instruction character needed for display interface agreement according to the external image signal received, and package according to the pixel data of display interface agreement to the external image signal received, described data-reusing unit monitors according to the test mode from respective signal assembling passage the signal assembling lane testing state that end obtains, and the signal that the status surveillance that corresponding data flow architecture attribute information, cycle tests, frame instruction character and pixel data is responsible for assigning to is corresponding with in module units assembles passage, described status surveillance and module units are used for the data flow architecture attribute information received, cycle tests, frame instruction character and pixel data bag to generate corresponding Multiple-shower interface signal according to the test mode of each assembling passage.
A kind of multi-tiled display interface signal generation method of shared protocol layer, it comprises the steps:
Step 1: data group bag and control character generation unit receive external image information, the primary traffic attribute generator of described data group bag and control character generation unit generates the data flow architecture attribute information of display interface agreement according to external image information;
Meanwhile, the various types of cycle testss of cycle tests generation module needed for external image information generation display interface agreement;
Meanwhile, frame control character generation module generates the frame instruction character of display interface agreement according to external image information;
Meanwhile, pixel data group bag module forms corresponding packet according to display interface agreement to the pixel data in external image information;
Step 2: data-reusing unit monitors the signal assembling lane testing status information of the correspondence that end obtains from the test mode of each signal assembling passage, and assemble passage according to this test mode information status surveillance signal corresponding with in module units that corresponding data flow architecture attribute information, cycle tests, frame instruction character and pixel data to be responsible for assigning to;
Step 3: each auxiliary channel signal controls the communication link test mode of the auxiliary channel signal communication ends monitoring corresponding liquid crystal display module with state monitoring module, assemble under corresponding control module wraps in the rule of display interface agreement according to this communication link test mode control signal Knockdown block to data flow architecture attribute information, cycle tests, frame instruction character and pixel data, final each signal Knockdown block generates corresponding display interface signals, namely completes the generation of Multiple-shower interface signal.
Beneficial effect of the present invention is:
Compare the mode that the proprietary chip of many traditional ASIC generates Multiple-shower interface signal, the present invention only needs data group bag and control character generation unit, data-reusing unit and status surveillance and module units three unit modules, volume is little, energy consumption is low, is more suitable for the test of small-medium size liquid crystal module.In addition, compare traditional field programmable gate array and directly copy the mode generating Multiple-shower interface signal, the present invention carries out data distribution owing to have employed data-reusing unit, make front end that a data group bag and control character generation unit only need be set, the logical resource reducing field programmable gate array takies, improve the integrated level of display interface signals generation system, the liquid crystal module of more and more miniaturization can better be adapted to.
Accompanying drawing explanation
Fig. 1 is the structured flowchart in the present invention.
Wherein, 1-data group bag and control character generation unit, 1.1-primary traffic attribute generator, 1.2-cycle tests generation module, 1.3-frame control character generation module, 1.4-pixel data group bag module, 2-data-reusing unit, 3-status surveillance and module units, 3.1-signal Knockdown block, 3.2-control module, 3.3-auxiliary channel signal control and state monitoring module, 4-deserializer.
Embodiment
Below in conjunction with the drawings and specific embodiments, the present invention is described in further detail:
The multi-tiled display interface signal generation system of shared protocol layer as described in Figure 1, as described in Figure 1, it comprises data group bag and control character generation unit 1, data-reusing unit 2 and status surveillance and module units 3, wherein, the signal output part of described data group bag and control character generation unit 1 monitors the signal input part with module units 3 by data-reusing unit 2 connection status, status surveillance and module units 3 comprise multiple signal and assemble passage, and the control signal communication ends of data-reusing unit 2 monitors end for the test mode connecting each signal assembling passage; Data group bag and control character generation unit 1 for generating data flow architecture attribute information, cycle tests and the frame instruction character needed for display interface agreement according to the external image signal received, and package according to the pixel data of display interface agreement to the external image signal received; Data-reusing unit 2 monitors according to the test mode from respective signal assembling passage the signal assembling lane testing state that end obtains, and the signal that the status surveillance that corresponding data flow architecture attribute information, cycle tests, frame instruction character and pixel data is responsible for assigning to is corresponding with in module units 3 assembles passage; Status surveillance generates corresponding Multiple-shower interface signal for data flow architecture attribute information, cycle tests, frame instruction character and the pixel data bag that will receive according to the test mode of each assembling passage with module units 3.
In technique scheme, each signal in described status surveillance and module units 3 is assembled passage and is included signal Knockdown block 3.1, control module 3.2 and auxiliary channel signal control and state monitoring module 3.3, wherein, the signal output part of signal input part connection data Multiplexing Unit 2 correspondence of described signal Knockdown block 3.1, the signal output part of signal Knockdown block 3.1 is the output channel of signal assembling passage, the output channel of this signal assembling passage is for connecting high-speed data signal and the hot plug detection signal (HPD of corresponding liquid crystal display module, HotPlugDetection, hot plug detects) communication ends, described auxiliary channel signal (AUX, Auxiliary) the auxiliary channel signal communication ends (i.e. input end) connecting corresponding liquid crystal display module with the first communication ends of state monitoring module 3.3 is controlled, auxiliary channel signal controls the signal input part connecting corresponding control module 3.2 with the signal output part of state monitoring module 3.3, the control signal output terminal of control module 3.2 connects the control end of respective signal Knockdown block 3.1, auxiliary channel signal controls to monitor the control signal communication ends of holding connection data Multiplexing Unit 2 with the test mode of state monitoring module 3.3.Auxiliary channel signal controls to be responsible for communicating with the auxiliary channel signal communication ends of liquid crystal module and monitoring the state residing for link with state monitoring module 3.3.Signal Knockdown block 3.1 is responsible for, according to the state of link, the data assembling coming from data-reusing unit 2 is become display interface signals.Control module 3.2 controls by auxiliary channel signal state current ink being detected with state monitoring module 3.3, and control signal Knockdown block 3.1 works.
In technique scheme, described data group bag and control character generation unit 1 comprise primary traffic attribute generator 1.1 (MSAGen, MainStreamAttributeGenerator), cycle tests generation module 1.2 (TPGen), frame control character generation module 1.3 (FrameControlSymbolGenerator) and pixel data group bag module 1.4 (PixelPacketizer), wherein, described primary traffic attribute generator 1.1, cycle tests generation module 1.2, the signal input part of frame control character generation module 1.3 and pixel data group bag module 1.4 all can receive external image signal, primary traffic attribute generator 1.1, cycle tests generation module 1.2, the signal input part of the signal output part connection data Multiplexing Unit 2 of frame control character generation module 1.3 and pixel data group bag module 1.4.
In technique scheme, the output channel of described each signal assembling passage is all connected with corresponding deserializer 4 (SERDES), and the output channel of each signal assembling passage all connects high-speed data signal and the hot plug detection signal communication ends of corresponding liquid crystal display module by corresponding deserializer 4.Deserializer 4 exports for transferring the parallel data after coding to serial data.
A kind of multi-tiled display interface signal generation method of shared protocol layer, it comprises the steps:
Step 1: data group bag and control character generation unit 1 receive external image information, this external image information can be produced by flying-spot video generator, also by TTL signal (transistortransistorlogic, transistor-transistor logic level) or LVDS signal or MIPI signal (MobileIndustryProcessorInterface, mobile Industry Processor Interface) or VX1 signal (V-By-One, being exclusively used in the Digital Interface Standard of image transmitting) demodulation obtains, the primary traffic attribute generator 1.1 of described data group bag and control character generation unit 1 generates the data flow architecture attribute information of display interface agreement according to external image information,
Meanwhile, the various types of cycle testss of cycle tests generation module 1.2 needed for external image information generation display interface agreement;
Meanwhile, frame control character generation module 1.3 generates the frame instruction character of display interface agreement according to external image information;
Meanwhile, pixel data group bag module 1.4 forms corresponding packet according to display interface agreement to the pixel data in external image information;
Step 2: data-reusing unit 2 monitors the signal assembling lane testing status information of the correspondence that end obtains from the test mode of each signal assembling passage, and assemble passage according to this test mode information status surveillance that corresponding data flow architecture attribute information, cycle tests, frame instruction character and pixel data to be responsible for assigning to the interior corresponding signal of module units 3;
Step 3: each auxiliary channel signal controls the communication link test mode of the auxiliary channel signal communication ends monitoring corresponding liquid crystal display module with state monitoring module 3.3, assemble under corresponding control module 3.2 wraps in the rule of display interface agreement according to this communication link test mode control signal Knockdown block 3.1 pairs of data flow architecture attribute informations, cycle tests, frame instruction character and pixel data, final each signal Knockdown block 3.1 generates corresponding display interface signals, namely completes the generation of Multiple-shower interface signal.
In technique scheme, described data flow architecture attribute information comprises field sync signal, location parameter between line synchronizing signal and data valid signal.
In technique scheme, described field sync signal, location parameter between line synchronizing signal and data valid signal comprise crop, back porch, pulsewidth and field blanking and horizontal blanking parameter.
In technique scheme, described frame instruction character comprises the initial instruction character (BS of blanking zone, BlankStart), blanking zone finishing control symbol (BE, BlankEnd), the initial instruction character (FS of frame of video, FrameStart) and frame of video finishing control symbol (FE, FrameEnd).
In technique scheme, the communication link test mode of the auxiliary channel signal communication ends of described liquid crystal display module comprises recovered clock physical training condition, symbol aligned physical training condition and video mode state.
Cycle tests in the step 1 of technique scheme comprises recovered clock training cycle tests and symbol aligned training cycle tests.
The content that this instructions is not described in detail belongs to the known prior art of professional and technical personnel in the field.
Claims (10)
1. the multi-tiled display interface signal generation system of a shared protocol layer, it is characterized in that: it comprises data group bag and control character generation unit (1), data-reusing unit (2) and status surveillance and module units (3), wherein, the signal output part of described data group bag and control character generation unit (1) monitors the signal input part with module units (3) by data-reusing unit (2) connection status, status surveillance and module units (3) comprise multiple signal and assemble passage, the control signal communication ends of data-reusing unit (2) monitors end for the test mode connecting each signal assembling passage, data group bag and control character generation unit (1) for generating data flow architecture attribute information, cycle tests and the frame instruction character needed for display interface agreement according to the external image signal received, and package according to the pixel data of display interface agreement to the external image signal received, data-reusing unit (2) monitors according to the test mode from respective signal assembling passage the signal assembling lane testing state that end obtains, and the signal that the status surveillance that corresponding data flow architecture attribute information, cycle tests, frame instruction character and pixel data is responsible for assigning to is corresponding with in module units (3) assembles passage, status surveillance generates corresponding Multiple-shower interface signal for data flow architecture attribute information, cycle tests, frame instruction character and the pixel data bag that will receive according to the test mode of each assembling passage with module units (3).
2. the multi-tiled display interface signal generation system of the shared protocol layer according to right 1, it is characterized in that: each signal in described status surveillance and module units (3) is assembled passage and included signal Knockdown block (3.1), control module (3.2) and auxiliary channel signal control and state monitoring module (3.3), wherein, the signal output part of signal input part connection data Multiplexing Unit (2) correspondence of described signal Knockdown block (3.1), the signal output part of signal Knockdown block (3.1) is the output channel of signal assembling passage, the output channel of this signal assembling passage is for connecting high-speed data signal and the hot plug detection signal communication ends of corresponding liquid crystal display module, described auxiliary channel signal controls the auxiliary channel signal communication ends connecting corresponding liquid crystal display module with the first communication ends of state monitoring module (3.3), auxiliary channel signal controls the signal input part connecting corresponding control module (3.2) with the signal output part of state monitoring module (3.3), the control signal output terminal of control module (3.2) connects the control end of respective signal Knockdown block (3.1), auxiliary channel signal controls to monitor the control signal communication ends of holding connection data Multiplexing Unit (2) with the test mode of state monitoring module (3.3).
3. the multi-tiled display interface signal generation system of the shared protocol layer according to right 1, it is characterized in that: described data group bag and control character generation unit (1) comprise primary traffic attribute generator (1.1), cycle tests generation module (1.2), frame control character generation module (1.3) and pixel data group bag module (1.4), wherein, described primary traffic attribute generator (1.1), cycle tests generation module (1.2), the signal input part of frame control character generation module (1.3) and pixel data group bag module (1.4) all can receive external image signal, primary traffic attribute generator (1.1), cycle tests generation module (1.2), the signal input part of the signal output part connection data Multiplexing Unit (2) of frame control character generation module (1.3) and pixel data group bag module (1.4).
4. the multi-tiled display interface signal generation system of the shared protocol layer according to right 1, it is characterized in that: the output channel of described each signal assembling passage is all connected with corresponding deserializer (4), the output channel of each signal assembling passage all connects high-speed data signal and the hot plug detection signal communication ends of corresponding liquid crystal display module by corresponding deserializer (4).
5. the multi-tiled display interface signal generation method of a shared protocol layer, it is characterized in that, it comprises the steps:
Step 1: data group bag and control character generation unit (1) receive external image information, the primary traffic attribute generator (1.1) of described data group bag and control character generation unit (1) generates the data flow architecture attribute information of display interface agreement according to external image information;
Meanwhile, the various types of cycle testss of cycle tests generation module (1.2) needed for external image information generation display interface agreement;
Meanwhile, frame control character generation module (1.3) generates the frame instruction character of display interface agreement according to external image information;
Meanwhile, pixel data group bag module (1.4) forms corresponding packet according to display interface agreement to the pixel data in external image information;
Step 2: data-reusing unit (2) monitors the signal assembling lane testing status information of the correspondence that end obtains from the test mode of each signal assembling passage, and assemble passage according to this test mode information status surveillance that corresponding data flow architecture attribute information, cycle tests, frame instruction character and pixel data to be responsible for assigning to the interior corresponding signal of module units (3);
Step 3: each auxiliary channel signal controls the communication link test mode of the auxiliary channel signal communication ends monitoring corresponding liquid crystal display module with state monitoring module (3.3), assemble under corresponding control module (3.2) wraps in the rule of display interface agreement according to this communication link test mode control signal Knockdown block (3.1) to data flow architecture attribute information, cycle tests, frame instruction character and pixel data, final each signal Knockdown block (3.1) generates corresponding display interface signals, namely completes the generation of Multiple-shower interface signal.
6. the multi-tiled display interface signal generation method of shared protocol layer according to claim 5, is characterized in that: described data flow architecture attribute information comprises field sync signal, location parameter between line synchronizing signal and data valid signal.
7. the multi-tiled display interface signal generation method of shared protocol layer according to claim 6, is characterized in that: described field sync signal, location parameter between line synchronizing signal and data valid signal comprise crop, back porch, pulsewidth and field blanking and horizontal blanking parameter.
8. the multi-tiled display interface signal generation method of shared protocol layer according to claim 6, is characterized in that: described frame instruction character comprises the initial instruction character of blanking zone, blanking zone finishing control symbol, the initial instruction character of frame of video and frame of video finishing control symbol.
9. the multi-tiled display interface signal generation method of shared protocol layer according to claim 6, is characterized in that: the communication link test mode of the auxiliary channel signal communication ends of described liquid crystal display module comprises recovered clock physical training condition, symbol aligned physical training condition and video mode state.
10. the multi-tiled display interface signal generation method of shared protocol layer according to claim 6, is characterized in that: the cycle tests in described step 1 comprises recovered clock training cycle tests and symbol aligned training cycle tests.
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510700176.2A CN105427772B (en) | 2015-10-23 | 2015-10-23 | The multi-tiled display interface signal generation system and method for shared protocol layer |
| JP2018520165A JP6592596B2 (en) | 2015-10-23 | 2016-06-27 | Shared protocol layer multi-channel display interface signal generation system and method |
| KR1020187014464A KR102070533B1 (en) | 2015-10-23 | 2016-06-27 | Multichannel Display Interface Signal Generation System of Shared Protocol Layer |
| PCT/CN2016/087209 WO2017067203A1 (en) | 2015-10-23 | 2016-06-27 | Shared protocol layer multi-channel display interface signal generating system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510700176.2A CN105427772B (en) | 2015-10-23 | 2015-10-23 | The multi-tiled display interface signal generation system and method for shared protocol layer |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105427772A true CN105427772A (en) | 2016-03-23 |
| CN105427772B CN105427772B (en) | 2017-12-05 |
Family
ID=55505943
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510700176.2A Active CN105427772B (en) | 2015-10-23 | 2015-10-23 | The multi-tiled display interface signal generation system and method for shared protocol layer |
Country Status (4)
| Country | Link |
|---|---|
| JP (1) | JP6592596B2 (en) |
| KR (1) | KR102070533B1 (en) |
| CN (1) | CN105427772B (en) |
| WO (1) | WO2017067203A1 (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2017067203A1 (en) * | 2015-10-23 | 2017-04-27 | 武汉精测电子技术股份有限公司 | Shared protocol layer multi-channel display interface signal generating system |
| CN107071520A (en) * | 2017-04-11 | 2017-08-18 | 西安航天华迅科技有限公司 | A kind of CoaXPress high speed images interface protocol IP implementation method |
| CN109194889A (en) * | 2018-08-16 | 2019-01-11 | 长芯盛（武汉）科技有限公司 | Low speed signal conversion module for DP interface |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113573000A (en) * | 2021-07-27 | 2021-10-29 | 武汉帆茂电子科技有限公司 | Displayport HBR3 signal conversion device based on FPGA |
| CN113872699B (en) * | 2021-11-08 | 2023-04-07 | 中国电信股份有限公司 | Light emitting device, method and optical module |
| CN114446210B (en) * | 2022-01-28 | 2023-12-29 | 冠捷显示科技（厦门）有限公司 | Scaler main board detection method adapting to liquid crystal panel |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070247395A1 (en) * | 2006-04-20 | 2007-10-25 | Keith Barraclough | Communications multiplexing with packet-communication networks |
| CN101162575A (en) * | 2006-10-12 | 2008-04-16 | 佳能株式会社 | Display control equipment and method, display device and processing method, multi-display system |
| US20120183073A1 (en) * | 2011-01-17 | 2012-07-19 | Jaime Milstein | Systems and methods for wavelet and channel-based high definition video encoding |
| CN104867470A (en) * | 2015-06-12 | 2015-08-26 | 武汉精测电子技术股份有限公司 | Device and method for embedding geographic and documental information in logic picture based on FPGA |
| CN104900204A (en) * | 2015-06-12 | 2015-09-09 | 武汉精测电子技术股份有限公司 | Logic frame overlapping device and method based on FPGA |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101472843B1 (en) * | 2008-07-11 | 2014-12-15 | 삼성디스플레이 주식회사 | Device for testing a display port function, and system and methode for testing a display port function using the same |
| US20100177016A1 (en) * | 2009-01-13 | 2010-07-15 | Henry Zeng | Multi-monitor display |
| CN102446477B (en) * | 2011-12-30 | 2013-11-20 | 武汉精测电子技术股份有限公司 | Liquid crystal module test device with display port (DP) interface and test method thereof |
| CN103105684B (en) * | 2013-01-22 | 2015-09-16 | 北京京东方光电科技有限公司 | LCD MODULE method of testing, device, system and testing apparatus |
| CN105427772B (en) * | 2015-10-23 | 2017-12-05 | 武汉精测电子技术股份有限公司 | The multi-tiled display interface signal generation system and method for shared protocol layer |
-
2015
- 2015-10-23 CN CN201510700176.2A patent/CN105427772B/en active Active
-
2016
- 2016-06-27 KR KR1020187014464A patent/KR102070533B1/en active IP Right Grant
- 2016-06-27 WO PCT/CN2016/087209 patent/WO2017067203A1/en active Application Filing
- 2016-06-27 JP JP2018520165A patent/JP6592596B2/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070247395A1 (en) * | 2006-04-20 | 2007-10-25 | Keith Barraclough | Communications multiplexing with packet-communication networks |
| CN101162575A (en) * | 2006-10-12 | 2008-04-16 | 佳能株式会社 | Display control equipment and method, display device and processing method, multi-display system |
| US20120183073A1 (en) * | 2011-01-17 | 2012-07-19 | Jaime Milstein | Systems and methods for wavelet and channel-based high definition video encoding |
| CN104867470A (en) * | 2015-06-12 | 2015-08-26 | 武汉精测电子技术股份有限公司 | Device and method for embedding geographic and documental information in logic picture based on FPGA |
| CN104900204A (en) * | 2015-06-12 | 2015-09-09 | 武汉精测电子技术股份有限公司 | Logic frame overlapping device and method based on FPGA |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2017067203A1 (en) * | 2015-10-23 | 2017-04-27 | 武汉精测电子技术股份有限公司 | Shared protocol layer multi-channel display interface signal generating system |
| CN107071520A (en) * | 2017-04-11 | 2017-08-18 | 西安航天华迅科技有限公司 | A kind of CoaXPress high speed images interface protocol IP implementation method |
| CN109194889A (en) * | 2018-08-16 | 2019-01-11 | 长芯盛（武汉）科技有限公司 | Low speed signal conversion module for DP interface |
| CN109194889B (en) * | 2018-08-16 | 2020-11-20 | 长芯盛（武汉）科技有限公司 | Low-speed signal conversion module for DP interface |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2017067203A1 (en) | 2017-04-27 |
| CN105427772B (en) | 2017-12-05 |
| KR20180072790A (en) | 2018-06-29 |
| JP2019504521A (en) | 2019-02-14 |
| KR102070533B1 (en) | 2020-01-28 |
| JP6592596B2 (en) | 2019-10-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105427772A (en) | Multi-channel display port signal generation system and method of common protocol layer | |
| CN105141877B (en) | A kind of chromacoder based on programming device | |
| CN105491373B (en) | A kind of LVDS vision signals single channel turns the device and method of multichannel | |
| CN105023549B (en) | The MIPI figure signals generation device and method of resolution ratio self adaptation | |
| CN109743515B (en) | Asynchronous video fusion and superposition system and method based on soft core platform | |
| CN100507997C (en) | LED display screen signal interconnection method | |
| CN201199315Y (en) | Multi-eye camera | |
| CN105491318A (en) | Device and method for single-path to multiple-path conversion of DP video signals | |
| CN105472288A (en) | Device and method for single-path to multiple-path conversion of V-BY-ONE video signals | |
| CN104537999B (en) | A kind of panel itself interface and its agreement that can be according to system complexity flexible configuration | |
| CN105405375A (en) | MIPI video signal single path-to-multipath conversion device and MIPI video signal single path-to-multipath conversion method | |
| CN103428532A (en) | Multimedia signal transmission system, multimedia signal switching device and multimedia signal transmission method | |
| CN102917213A (en) | System and method for transmitting optical fiber video images | |
| CN104717447A (en) | Method for achieving 16LANE module multiple channel MIPI synchronous transmission | |
| CN102271276A (en) | Intelligent detection method and system for video signal conversion device | |
| CN105472287A (en) | Device and method for single-path to multiple-path conversion of single path of HDMI video signals | |
| CN104796654A (en) | FPGA (field programmable gate array) based method and FPGA based device for generating 8LANE or 16LANE MIPI (mobile industry processor interface) signals | |
| CN105118409B (en) | V BY ONE coding/decoding systems and method based on FPGA | |
| CN104660989A (en) | Optical fiber-to-full configuration type Camera link real-time image optical transceiver based on FPGA (Field Programmable Gate Array) | |
| CN104796653B (en) | The method and apparatus that MIPI signals are transmitted under LPDT patterns realized based on FPGA | |
| CN207458549U (en) | LED information display system | |
| CN104822041A (en) | FPGA-based method for realizing video and command functions of MIPI signal and apparatus thereof | |
| CN116962646A (en) | Video transmission system, method and vehicle | |
| CN204948223U (en) | A kind of chromacoder based on programming device | |
| CN104869344A (en) | FPGA-based method and device for realizing COMMAND function of MIPI signal |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address |
Address after: 430070 11 / F, building 1, 48 Shucheng Road (Beigang Industrial Park), Hongshan District, Wuhan City, Hubei Province Patentee after: WUHAN JINGCE ELECTRONIC GROUP Co.,Ltd. Address before: 430070, 4 floor, Hongshan Pioneer Center, 53 Nanhu Avenue, Hongshan District, Hubei, Wuhan Patentee before: WUHAN JINGCE ELECTRONIC GROUP Co.,Ltd. |
|
| CP03 | Change of name, title or address |