CN203825609U - Storage system of network computer - Google Patents
Storage system of network computer Download PDFInfo
- Publication number
- CN203825609U CN203825609U CN201420059391.XU CN201420059391U CN203825609U CN 203825609 U CN203825609 U CN 203825609U CN 201420059391 U CN201420059391 U CN 201420059391U CN 203825609 U CN203825609 U CN 203825609U
- Authority
- CN
- China
- Prior art keywords
- network computer
- flash
- storage system
- bus
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Abstract
The utility model provides a storage system of a network computer. The storage system of the network computer comprises a CPU (Central Processing Unit), a bus, a control interface, a hard disk, an internal memory, a Flash and a cache, wherein the bus is connected to the internal memory and the Flash through the cache; the cache is a bidirectional interface, that is to say, the cache not only can transmit data from the bus to the interval memory or the Flash, but also can transmit the data from the interval memory or the Flash to the bus; the cache is an SRAM (Static Random Access Memory) or other high-speed drive circuit. The cache further comprises a selection control module for selecting transmitted-in/transmitted-out data of the internal memory and the Flash based a need; the selection control module is a universal logic circuit. The storage system of the network computer is simple in realization way, improves data transmission speed and enhances reliability and stability of the whole network computer.
Description
Technical field
The utility model relates to computer realm, relates in particular to the storage system for network computer.
Background technology
Along with the development of network and the progress of universal and computing machine, network computer is received application more and more widely.Network computer Network Computer volume is little, low in energy consumption, price is low, be easy to maintenance.
Network computer not only has advantages of the feature of desktop microcomputer but also has embedded system.Network computer utilizes local resource in conjunction with Internet resources, can meet the different needs.The rise of cloud computing especially now, the larger application that has excited network computer.
At present, as shown in Figure 1, traditional embedded system storage system as shown in Figure 2 for traditional desktop computer storage system.
Mainly there is following defect in such system:
For traditional desktop computer, data are stored in hard disk, but because the restriction of data rate and hard disk mechanical structure is unsuitable for being applied to network computer; For traditional embedded system, data are stored in Flash storer, but such storage system is simple, do not meet network computer with respect to the processing storage of Embedded a large amount of data.
Summary of the invention
The problem that can not be satisfied with network computer storage system demand for solving conventional desktop computing machine and traditional embedded system, the utility model provides a kind of memory storage of network computer, and treatable data volume is large, and speed is fast and realize simple.
Solution of the present utility model is as follows:
A storage system for network computer, it comprises CPU(1), bus (2), control interface (3), hard disk (4).The storage system of described network computer also comprises internal memory (5), Flash(6), buffer memory (7), described bus (2) connects internal memory (5) and Flash(6) by buffer memory (7);
Described buffer memory (7) is bidirectional interface; Be that buffer memory (7) can be from bus (2) to internal memory (5) or Flash(6) transmit data, buffer memory (7) again can be from internal memory (5) or Flash(6) to bus (2), is transmitted data.
Described buffer memory (7) is static RAM (SRAM);
Described buffer memory (7) is driving circuit at a high speed;
Described buffer memory (7) also comprises selects control module (701), and described selection control module (701) effect is as required internal memory (5) and import into/outgoi8ng data Flash(6) to be selected.
Described selection control module (701) is general logical circuit.
The utlity model has following advantage:
Implementation is simple, has improved the transmission speed of data, has strengthened the reliable and stability of whole network computer.
[accompanying drawing explanation]
Fig. 1 is traditional desktop computer storage system.
Fig. 2 is traditional embedded system storage system
Fig. 3 is the memory storage schematic diagram of utility model network computer.
[embodiment]
The storage system of this practical a kind of new network computing machine as shown in Figure 3.On the basis of conventional desktop computing machine and traditional embedded system, improve.It comprises CPU1, bus 2, control interface 3, hard disk 4, internal memory 5, Flash6, buffer memory 7, and CPU1 connects each memory module by bus 2.
The storage system of a kind of new network computing machine that the utility model proposes, its storage system has not only comprised the hard disk 4 of conventional desktop computing machine store data long term, comprised also traditional embedded system longer-term storage Flash6, and the internal memory 5 of temporary storaging data.Hard disk 4 is connected to bus 2 by control interface 3.Bus is connected to internal memory 5 and Flash6 by buffer memory 7.Here buffer memory 7 is bidirectional interface, buffer memory 7 can be from bus 2 to internal memory 5 or Flash6 transmit data, buffer memory 7 can transmit data to bus 2 from internal memory 5 or Flash6 again.Object is to make data import into/spread out of.Internal memory 5(dynamic RAM) and Flash6 conventionally.Velocity ratio lower.For network computer, need high-speed data to pass speed, the speed of internal memory 5 or Flash6 is difficult to meet above-mentioned requirements.Buffer memory 7 is generally static RAM (SRAM) or other driving circuits at a high speed.It add the transmission speed that can improve data.Thereby improve the performance of whole network computer.
Meanwhile, as shown in Figure 3, also comprise and select control module 701 in buffer memory 7, the Main Function of selecting control module 701 is here as required the import into/outgoi8ng data of internal memory 5 and Flash6 to be selected.I.e. selection is that the data of internal memory 5 are imported into/spread out of, or the data of Flash6 are imported into/spread out of.Object is for can be by selecting the data of asynchronous transmission (import into/spread out of) internal memory 5 respectively of control module 701 and Flash6 under the buffer circuit in figure place still less.Specific works process is as follows: when CPU module 1 will be passed to the result of computing the interim storage of internal memory 5 do, the selection control module 701 in buffer memory 7 selects buffer memorys to export to internal memory 5; And when CPU module 1 will be passed to Flash6 by the result of computing and makes longer-term storage, the selection control module 701 in buffer memory 7 selects buffer memorys to export to Flash6.The process that the data of internal memory 5 and Flash6 are exported to CPU1 is similar with said process.Selecting control module 701 is general logical circuit.
For the needs of special applications, the static RAM in buffer memory 7 can be the interface type of first in first out (FIFO), and the storer of such interface can be processed the data of more more high power capacity and higher frequency.
Claims (3)
1. the storage system of a network computer, it comprises CPU(1), bus (2), control interface (3), hard disk (4), it is characterized in that: the storage system of described network computer also comprises internal memory (5), Flash(6), buffer memory (7), described bus (2) connects internal memory (5) and Flash(6) by buffer memory (7); Described buffer memory (7) is bidirectional interface; Be that buffer memory (7) can be from bus (2) to internal memory (5) or Flash(6) transmit data, buffer memory (7) again can be from internal memory (5) or Flash(6) to bus (2), is transmitted data; Described buffer memory (7) is that static RAM SRAM or described buffer memory (7) are driving circuit at a high speed.
2. a kind of storage system of network computer as claimed in claim 1, it is characterized in that: described buffer memory (7) also comprises selects control module (701), described selection control module (701) effect be as required to internal memory (5) and Flash(6) import into or outgoi8ng data is selected.
3. a kind of storage system of network computer as claimed in claim 2, is characterized in that: described selection control module (701) is general logical circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420059391.XU CN203825609U (en) | 2014-02-09 | 2014-02-09 | Storage system of network computer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201420059391.XU CN203825609U (en) | 2014-02-09 | 2014-02-09 | Storage system of network computer |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN203825609U true CN203825609U (en) | 2014-09-10 |
Family
ID=51481085
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201420059391.XU Expired - Fee Related CN203825609U (en) | 2014-02-09 | 2014-02-09 | Storage system of network computer |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN203825609U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2016082227A1 (en) * | 2014-11-29 | 2016-06-02 | 华为技术有限公司 | Data storage method and apparatus |
-
2014
- 2014-02-09 CN CN201420059391.XU patent/CN203825609U/en not_active Expired - Fee Related
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2016082227A1 (en) * | 2014-11-29 | 2016-06-02 | 华为技术有限公司 | Data storage method and apparatus |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9818458B1 (en) | Techniques for entry to a lower power state for a memory device | |
| CN105868093B (en) | A kind of log wiring method and server-side | |
| CN204595827U (en) | A kind of high-performance hybrid hard disk | |
| CN105824780A (en) | Parallel development method based on single machine and multiple FPGA | |
| WO2022199027A1 (en) | Random write method, electronic device and storage medium | |
| CN104239232A (en) | Ping-Pong cache operation structure based on DPRAM (Dual Port Random Access Memory) in FPGA (Field Programmable Gate Array) | |
| CN113127382A (en) | Data reading method, device, equipment and medium for additional writing | |
| CN104537003A (en) | Universal high-performance data writing method for Hbase database | |
| CN109388608A (en) | On-board computer based on multi-core processor | |
| CN203825609U (en) | Storage system of network computer | |
| CN203224620U (en) | Radar data acquisition device based on ultrahigh speed USB | |
| CN102662887B (en) | Multi-port random access memory (RAM) | |
| CN105450704A (en) | Network storage device for flash memories and processing method thereof | |
| CN201804331U (en) | Date deduplication system based on co-processor | |
| CN104281545A (en) | Data reading method and data reading equipment | |
| KR20160046883A (en) | Mesh performance improvement using dual voltage data transfer | |
| CN103207843A (en) | Data line width dynamically-configurable cache structure design method | |
| CN111159074A (en) | Super-large-scale data hash operation accelerator card based on FPGA | |
| CN101866213B (en) | Energy-saving method for embedded system of SPM-DMA structure | |
| CN202632285U (en) | Solid state disk (SSD) controller applying intelligent direct memory access (DMA) | |
| CN202583960U (en) | High-capacity cloud computing desktop terminal | |
| CN202067260U (en) | Buffer memory system for reducing data transmission | |
| CN102110065B (en) | Cache system for reducing data transmission | |
| CN203706192U (en) | Data storage device | |
| CN204009891U (en) | The soft core of a kind of sixteen bit embedded chip |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20140910 Termination date: 20180209 |