CN203660024U - Novel lamination-sheet-type duplexer - Google Patents
Novel lamination-sheet-type duplexer Download PDFInfo
- Publication number
- CN203660024U CN203660024U CN201320785776.XU CN201320785776U CN203660024U CN 203660024 U CN203660024 U CN 203660024U CN 201320785776 U CN201320785776 U CN 201320785776U CN 203660024 U CN203660024 U CN 203660024U
- Authority
- CN
- China
- Prior art keywords
- connects
- electric capacity
- capacitor
- layer
- inductance coil
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn - After Issue
Links
Images
Landscapes
- Filters And Equalizers (AREA)
- Coils Or Transformers For Communication (AREA)
Abstract
The utility model discloses a duplexer and especially relate to a novel lamination-sheet-type duplexer. The duplexer comprises a ceramic matrix, a low pass filter, a high pass filter and terminal ports, wherein the low pass filter and the high pass filter are arranged in the ceramic matrix; the terminal ports are arranged on a periphery of an outer side of the ceramic matrix. The terminal ports comprises a grounding port, a common port (P2), a high frequency band output port (P4) and a low frequency band output port (P6). The duplexer is characterized in that the low pass filter and the high pass filter are connected through the common port (P2); the other end of the low pass filter is connected to the low frequency band output port (P6); the other end of the high pass filter is connected to the high frequency band output port (P4); the low pass filter and the high pass filter form a circuit layer; the circuit layer is a laminated structure.
Description
Technical field
The present invention discloses a kind of duplexer, and particularly relevant novel laminated chip duplexer, can be used in mobile phone, panel computer and other various communication apparatus.
background technology
Duplexer, also referred to as frequency divider, a kind of special two-way three port filtering devices, in multi frequency system, there is indispensable effect, along with the develop rapidly of modern science and technology, portable electronic applications more and more extensively, function is more and more, size is also more and more less, and various multi frequency systems also start to be widely used in mobile phone, Wireless Communication Equipment etc.Therefore as more and more higher in the requirement of the components and parts such as filter, duplexer to mobile communication system terminal device, not only require dependable performance, insertion loss low, and volume is wanted little and is had high selectivity.
Summary of the invention
The invention provides a kind of novel laminated chip duplexer, this duplexer adopts the special construction of lumped parameter design, form and adopt LTCC forming technique to be integrated in same ceramic body by a low pass filter and a high pass filter, then utilizing 900 DEG C of low temperature co-fired forming.The technical solution used in the present invention is: a kind of novel laminated chip duplexer, comprise ceramic matrix, be arranged on low pass filter and the high pass filter of ceramic matrix inside, be arranged on the Wiring port of surrounding outside ceramic matrix, this Wiring port comprises grounding ports, public port (P2), high band output port (P4) and low-frequency range output port (P6), described low pass filter is connected by public port (P2) with high pass filter, the other end of low pass filter connects low-frequency range output port (P6), the other end of high pass filter connects high band output port (P4), low pass filter and high pass filter have formed circuit layer, described circuit layer is laminated construction.
Further, described low pass filter comprises inductance L 1, capacitor C 1 and capacitor C 2, wherein the one end after inductance L 1 and capacitor C 1 parallel connection is connected to public port (P2), inductance L 1 is connected low-frequency range output port (P6) with the other end after capacitor C 1 parallel connection with capacitor C 2 one end, and the other end of capacitor C 2 connects grounding ports.
Further, described high pass filter comprises inductance L 2, capacitor C 3, capacitor C 4, capacitor C 5, wherein one end of capacitor C 3 is connected to public port (P2), the other end of capacitor C 3 is connected with capacitor C 5 one end, the other end of capacitor C 5 connects high band output port (P4), inductance L 2 one end are connected with the public connecting end of capacitor C 5 with capacitor C 3, and the other end of inductance L 2 is connected with capacitor C 4 one end, and the other end of capacitor C 4 connects grounding ports.
Further, described circuit layer has 6 layers, wherein,
Ground floor is, on ceramic dielectric substrate, be printed with two mutually insulated metal flat conductors, be respectively the first electric capacity substrate and the 16 electric capacity substrate, and first inner terminal (1a) of the first electric capacity substrate connects high band output port (P4), second inner terminal (1b) of the 16 electric capacity substrate connects the first grounding ports (P5), and the 3rd inner terminal (1c) of the 16 electric capacity substrate connects the second grounding ports (P3);
The second layer is arranged on ground floor top, the second layer is, on ceramic dielectric substrate, be printed with three mutually insulated metal flat conductors, be respectively the second electric capacity substrate, the 17 electric capacity substrate and the 15 electric capacity substrate, and the 4th inner terminal (2a) of the 15 electric capacity substrate connects low-frequency range output port (P6), the second electric capacity substrate connects first post (4-1), and the 17 electric capacity substrate connects second point post (4-2);
The 3rd layer is arranged on second layer top, the 3rd layer is, on ceramic dielectric substrate, be printed with two metal flat conductors, be respectively the 3rd electric capacity substrate, the 13 electric capacity substrate and the 14 electric capacity substrate, wherein after the 3rd electric capacity substrate and the combination of the 14 electric capacity substrate, be arranged on ceramic dielectric substrate, and the 5th inner terminal (3a) of the 13 electric capacity substrate connects the first grounding ports (P5), the 6th inner terminal (3b) of the 14 electric capacity substrate connects public port (P2);
The 4th layer is arranged on the 3rd layer of top, the 4th layer is, on ceramic dielectric substrate, be printed with two mutually insulated wire coils, be respectively the 5th inductance coil and the 12 inductance coil, and the 8th inner terminal (4b) of the 12 inductance coil connects low-frequency range output port (P6), the 7th inner terminal (4a) of the 12 inductance coil connects the 5th post (9-1), the 9th inner terminal (4c) of the 5th inductance coil connects first post (4-1), and the tenth inner terminal (4d) of the 5th inductance coil connects thirdly post (7-1);
The invention has the beneficial effects as follows: the present invention is taking LTCC(LTCC) technology is basis, adopts lumped parameter model design to realize the particular electrical requirement of lamination sheet type duplexer.The present invention has effectively realized the division function of low frequency signal and high-frequency signal, has low-loss, high reliability, low cost and is suitable for the advantages such as large-scale production, has also adapted in addition new electronic component miniaturization development trend.
Brief description of the drawings
Fig. 1 is schematic equivalent circuit of the present invention;
Fig. 2 is surface structure schematic perspective view of the present invention;
Fig. 3 is internal structure schematic diagram of the present invention;
Fig. 4 is ground floor circuit planar structure schematic diagram in the embodiment of the present invention;
Fig. 5 is second layer circuit planar structure schematic diagram in the embodiment of the present invention;
Fig. 6 is in the embodiment of the present invention between the second layer and the 3rd layer, put post between the 3rd layer and the 4th layer is connected planar structure schematic diagram;
Fig. 7 is the 3rd layer of circuit planar structure schematic diagram in the embodiment of the present invention;
Fig. 8 is the 4th layer of circuit planar structure schematic diagram in the embodiment of the present invention;
Fig. 9 puts post between the 4th layer and layer 5 in the embodiment of the present invention to be connected planar structure schematic diagram
Figure 10 is layer 5 circuit planar structure schematic diagram in the embodiment of the present invention;
Figure 11 puts post between layer 5 and layer 6 in the embodiment of the present invention to be connected planar structure schematic diagram;
Figure 12 is layer 6 circuit planar structure schematic diagram in the embodiment of the present invention;
In figure, the first electric capacity substrate 1 is C5 electric capacity substrate, the second electric capacity substrate 2 is C3 and C5 public capacitance substrate, the 3rd electric capacity substrate 3 is C3 electric capacity substrate, first to select post 4-1 and second point post 4-2 be the metal cylinder conductor connecting between C3 and C5 public capacitance substrate and ground capacity C4 substrate, the 5th inductance coil 5 is inductance coil L2 first layer metal coil, the 6th inductance coil 6 is inductance coil L2 second layer metal coil, thirdly post 7-1 and the 4th post 7-2 are for connecting inductance coil L2 ground floor and the second layer, metal cylinder conductor between the second layer and the 3rd layer line circle, the 8th inductance coil 8 is inductance coil L2 three-layer metal coil, the 5th post 9-1 and the 6th post 9-2 are for connecting inductance coil L1 ground floor and the second layer, metal cylinder conductor between the second layer and the 3rd layer line circle, the tenth inductance coil 10 is inductance coil L1 three-layer metal coil, the 11 inductance coil 11 is inductance coil L1 second layer metal coil, the 12 inductance coil 12 is inductance coil L1 first layer metal coil, the 13 electric capacity substrate 13 is ground capacity C4 ground connection substrate, the 14 electric capacity substrate 14 is C1 electric capacity substrate, the 15 electric capacity substrate 15 is C1 and C2 public capacitance substrate, the 16 electric capacity substrate 16 is C2 capacity earth substrate, the 17 electric capacity substrate 17 is ground capacity C4 substrate, the first inner terminal (1a) to the 18 inner terminal (6d) is the end points junction of electric capacity substrate or inductance coil.
Embodiment
Below in conjunction with the drawings and specific embodiments, the present invention will be further described.
A kind of novel laminated chip duplexer, comprise ceramic matrix, be arranged on low pass filter and the high pass filter of ceramic matrix inside, be arranged on the Wiring port of surrounding outside ceramic matrix, this Wiring port comprises grounding ports, public port (P2), high band output port (P4) and low-frequency range output port (P6), described low pass filter is connected by public port (P2) with high pass filter, the other end of low pass filter connects low-frequency range output port (P6), the other end of high pass filter connects high band output port (P4), low pass filter and high pass filter have formed circuit layer, described circuit layer is laminated construction.Low pass filter comprises inductance L 1, capacitor C 1 and capacitor C 2, wherein the one end after inductance L 1 and capacitor C 1 parallel connection is connected to public port (P2), inductance L 1 is connected low-frequency range output port (P6) with the other end after capacitor C 1 parallel connection with capacitor C 2 one end, and the other end of capacitor C 2 connects grounding ports.High pass filter comprises inductance L 2, capacitor C 3, capacitor C 4, capacitor C 5, wherein one end of capacitor C 3 is connected to public port (P2), the other end of capacitor C 3 is connected with capacitor C 5 one end, the other end of capacitor C 5 connects high band output port (P4), inductance L 2 one end are connected with the public connecting end of capacitor C 5 with capacitor C 3, the other end of inductance L 2 is connected with capacitor C 4 one end, and the other end of capacitor C 4 connects grounding ports.
Described circuit layer has 6 layers, wherein,
Ground floor is, on ceramic dielectric substrate, be printed with two mutually insulated metal flat conductors, be respectively the first electric capacity substrate the 1 and the 16 electric capacity 16 substrates, and first inner terminal (1a) of the first electric capacity substrate 1 connects high band output port (P4), second inner terminal (1b) of the 16 electric capacity substrate 16 connects the first grounding ports (P5), and the 3rd inner terminal (1c) of the 16 electric capacity substrate 16 connects the second grounding ports (P3);
The second layer is arranged on ground floor top, the second layer is, on ceramic dielectric substrate, be printed with three mutually insulated metal flat conductors, be respectively the second electric capacity substrate the 2, the 17 electric capacity substrate the 17 and the 15 electric capacity substrate 15, and the 4th inner terminal (2a) of the 15 electric capacity substrate 15 connects low-frequency range output port (P6), the second electric capacity substrate 2 connects first post (4-1), and the 17 electric capacity substrate 17 connects second point post (4-2);
The 3rd layer is arranged on second layer top, the 3rd layer is, on ceramic dielectric substrate, be printed with two metal flat conductors, be respectively the 3rd electric capacity substrate the 3, the 13 electric capacity substrate the 13 and the 14 electric capacity substrate 14, wherein after the 3rd electric capacity substrate the 3 and the 14 electric capacity substrate 14 combinations, be arranged on ceramic dielectric substrate, and the 5th inner terminal (3a) of the 13 electric capacity substrate 13 connects the first grounding ports (P5), the 6th inner terminal (3b) of the 14 electric capacity substrate 14 connects public port (P2);
The 4th layer is arranged on the 3rd layer of top, the 4th layer is, on ceramic dielectric substrate, be printed with two mutually insulated wire coils, be respectively the 5th inductance coil the 5 and the 12 inductance coil 12, and the 8th inner terminal (4b) of the 12 inductance coil 12 connects low-frequency range output port (P6), the 7th inner terminal (4a) of the 12 inductance coil connects the 5th post (9-1), the 9th inner terminal (4c) of the 5th inductance coil 5 connects first post (4-1), and the tenth inner terminal (4d) of the 5th inductance coil 5 connects thirdly post (7-1);
Fig. 1 is lamination sheet type duplexer equivalent circuit diagram.Inductance L 1, capacitor C 1 and capacitor C 2 form low pass filter, and produce parallel resonance at high band generation transmission zero raising isolation by inductance L 1 and capacitor C 1.Inductance L 2, capacitor C 3, capacitor C 4, capacitor C 5 form high pass filter, and in GPS frequency range, produce a transmission zero raising isolation by inductance L 2 and capacitor C 4.High pass filter and low pass filter be by 1. forming circuit layer of public port, and 2. the 1. P2 in Fig. 2 namely of public port, be wherein low-frequency range output port, and the namely P6 in Fig. 2, is 3. high band output port, the namely P4 in Fig. 2.
Fig. 2 is the surface structure of lamination sheet type duplexer, and wherein P1 is NC/ grounding ports, and P3 and P5 are chip duplexer grounding ports, and P2 is public port, and P4 is high band output port, P6 low-frequency range output port.
Fig. 3 is internal structure schematic diagram of the present invention, wherein 4,7 and 9 representing metal cylinder conductor, that is to say some post alleged in the present invention.
The present embodiment is only preferred embodiment, identical with essence of the present invention, or to act on identical be all the justice that should have of the present invention, can not be restricted because of the numeral in accompanying drawing of the present invention or title.
Claims (4)
1. a novel laminated chip duplexer, comprise ceramic matrix, be arranged on low pass filter and the high pass filter of ceramic matrix inside, be arranged on the Wiring port of surrounding outside ceramic matrix, this Wiring port comprises grounding ports, public port (P2), high band output port (P4) and low-frequency range output port (P6), it is characterized in that: described low pass filter is connected by public port (P2) with high pass filter, the other end of low pass filter connects low-frequency range output port (P6), the other end of high pass filter connects high band output port (P4), low pass filter and high pass filter have formed circuit layer, described circuit layer is laminated construction.
2. novel laminated chip duplexer according to claim 1, it is characterized in that: described low pass filter comprises inductance L 1, capacitor C 1 and capacitor C 2, wherein the one end after inductance L 1 and capacitor C 1 parallel connection is connected to public port (P2), inductance L 1 is connected low-frequency range output port (P6) with the other end after capacitor C 1 parallel connection with capacitor C 2 one end, and the other end of capacitor C 2 connects grounding ports.
3. novel laminated chip duplexer according to claim 1, it is characterized in that: described high pass filter comprises inductance L 2, capacitor C 3, capacitor C 4, capacitor C 5, wherein one end of capacitor C 3 is connected to public port (P2), the other end of capacitor C 3 is connected with capacitor C 5 one end, the other end of capacitor C 5 connects high band output port (P4), inductance L 2 one end are connected with the public connecting end of capacitor C 5 with capacitor C 3, the other end of inductance L 2 is connected with capacitor C 4 one end, and the other end of capacitor C 4 connects grounding ports.
4. novel laminated chip duplexer according to claim 1, is characterized in that: described circuit layer has 6 layers, wherein,
Ground floor is, on ceramic dielectric substrate, be printed with two mutually insulated metal flat conductors, be respectively the first electric capacity substrate and the 16 electric capacity substrate, and first inner terminal (1a) of the first electric capacity substrate connects high band output port (P4), second inner terminal (1b) of the 16 electric capacity substrate connects the first grounding ports (P5), and the 3rd inner terminal (1c) of the 16 electric capacity substrate connects the second grounding ports (P3);
The second layer is arranged on ground floor top, the second layer is, on ceramic dielectric substrate, be printed with three mutually insulated metal flat conductors, be respectively the second electric capacity substrate, the 17 electric capacity substrate and the 15 electric capacity substrate, and the 4th inner terminal (2a) of the 15 electric capacity substrate connects low-frequency range output port (P6), the second electric capacity substrate connects first post (4-1), and the 17 electric capacity substrate connects second point post (4-2);
The 3rd layer is arranged on second layer top, the 3rd layer is, on ceramic dielectric substrate, be printed with two metal flat conductors, be respectively the 3rd electric capacity substrate, the 13 electric capacity substrate and the 14 electric capacity substrate, wherein after the 3rd electric capacity substrate and the combination of the 14 electric capacity substrate, be arranged on ceramic dielectric substrate, and the 5th inner terminal (3a) of the 13 electric capacity substrate connects the first grounding ports (P5), the 6th inner terminal (3b) of the 14 electric capacity substrate connects public port (P2);
The 4th layer is arranged on the 3rd layer of top, the 4th layer is, on ceramic dielectric substrate, be printed with two mutually insulated wire coils, be respectively the 5th inductance coil and the 12 inductance coil, and the 8th inner terminal (4b) of the 12 inductance coil connects low-frequency range output port (P6), the 7th inner terminal (4a) of the 12 inductance coil connects the 5th post (9-1), the 9th inner terminal (4c) of the 5th inductance coil connects first post (4-1), and the tenth inner terminal (4d) of the 5th inductance coil connects thirdly post (7-1);
Layer 5 is arranged on the 4th layer of top, layer 5 is, on ceramic dielectric substrate, be printed with two mutually insulated wire coils, be respectively the 6th inductance coil and the 11 inductance coil, and the 11 inner terminal (5a) of the 11 inductance coil connects the 5th post (9-1), the 12 inner terminal (5b) of the 6th inductance coil connects thirdly post (7-1), the 13 inner terminal (5c) of the 6th inductance coil connects the 4th post (7-2), and the 14 inner terminal (5d) of the 11 inductance coil connects the 6th post (9-2);
Layer 6 is arranged on layer 5 top, layer 6 is, on ceramic dielectric substrate, be printed with two mutually insulated wire coils, be respectively the 8th inductance coil and the tenth inductance coil, and the 15 inner terminal (6a) of the 8th inductance coil connects second point post (4-2), the 16 inner terminal (6b) of the tenth inductance coil connects the 6th post (9-2), the 17 inner terminal (6c) of the 8th inductance coil connects the 4th post (7-2), and the 18 inner terminal (6d) of the tenth inductance coil connects public port (P2).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201320785776.XU CN203660024U (en) | 2013-12-04 | 2013-12-04 | Novel lamination-sheet-type duplexer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201320785776.XU CN203660024U (en) | 2013-12-04 | 2013-12-04 | Novel lamination-sheet-type duplexer |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN203660024U true CN203660024U (en) | 2014-06-18 |
Family
ID=50926377
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201320785776.XU Withdrawn - After Issue CN203660024U (en) | 2013-12-04 | 2013-12-04 | Novel lamination-sheet-type duplexer |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN203660024U (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103618124A (en) * | 2013-12-04 | 2014-03-05 | 深圳市麦捷微电子科技股份有限公司 | Novel laminating piece type duplexer |
| CN104579220A (en) * | 2015-02-03 | 2015-04-29 | 深圳市麦捷微电子科技股份有限公司 | Multilayer ceramic dielectric sheet type low-pass filter |
| CN111010106A (en) * | 2019-12-20 | 2020-04-14 | 深圳市麦捷微电子科技股份有限公司 | Miniaturized lamination formula low pass filter |
-
2013
- 2013-12-04 CN CN201320785776.XU patent/CN203660024U/en not_active Withdrawn - After Issue
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103618124A (en) * | 2013-12-04 | 2014-03-05 | 深圳市麦捷微电子科技股份有限公司 | Novel laminating piece type duplexer |
| CN103618124B (en) * | 2013-12-04 | 2015-12-30 | 深圳市麦捷微电子科技股份有限公司 | A kind of lamination sheet type duplexer |
| CN104579220A (en) * | 2015-02-03 | 2015-04-29 | 深圳市麦捷微电子科技股份有限公司 | Multilayer ceramic dielectric sheet type low-pass filter |
| CN104579220B (en) * | 2015-02-03 | 2017-12-05 | 深圳市麦捷微电子科技股份有限公司 | Multiple layer ceramic dielectric chip low pass filter |
| CN111010106A (en) * | 2019-12-20 | 2020-04-14 | 深圳市麦捷微电子科技股份有限公司 | Miniaturized lamination formula low pass filter |
| CN111010106B (en) * | 2019-12-20 | 2023-02-28 | 深圳市麦捷微电子科技股份有限公司 | Miniaturized lamination formula low pass filter |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108649914B (en) | LTCC laminated sheet type duplexer | |
| CN104579220B (en) | Multiple layer ceramic dielectric chip low pass filter | |
| CN103888095B (en) | Diplexer and multiplexer | |
| CN103618124B (en) | A kind of lamination sheet type duplexer | |
| CN110768640B (en) | Multilayer ceramic dielectric sheet type duplexer | |
| CN103956985A (en) | Band-pass filter with multi-layer structure | |
| CN102856620B (en) | A kind of balun using laminated construction | |
| CN102610883A (en) | 90-MHz low-insertion-loss micro low pass filter | |
| CN103117428A (en) | Miniature band-pass filter of 60G millimeter waves | |
| CN203660024U (en) | Novel lamination-sheet-type duplexer | |
| CN105552507A (en) | Novel-structure chip-type wideband coupler | |
| CN211557238U (en) | Multilayer ceramic dielectric sheet type duplexer | |
| CN111525904A (en) | Laminated high-pass filter | |
| CN111010106B (en) | Miniaturized lamination formula low pass filter | |
| CN214203934U (en) | Laminated sheet type bridge | |
| CN103606722B (en) | Lamination medium triplexer | |
| CN214205473U (en) | Laminated sheet type low-pass filter | |
| CN103138705A (en) | Band-pass filter | |
| CN211127739U (en) | Laminated sheet type low-pass filter | |
| CN111130480B (en) | Laminated low-pass filter | |
| CN201947547U (en) | Printed circuit board (PCB) for radio-frequency circuit | |
| CN208424321U (en) | A kind of automatic biasing barium microwave dielectric filter | |
| CN114374369A (en) | Low temperature co-fired ceramic (LTCC) process-based duplexer with low-frequency transmission zero point | |
| CN103985946B (en) | A kind of miniature parallel resonator | |
| CN103138031A (en) | Duplexer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20140618 Effective date of abandoning: 20151230 |
|
| AV01 | Patent right actively abandoned |
Granted publication date: 20140618 Effective date of abandoning: 20151230 |
|
| C25 | Abandonment of patent right or utility model to avoid double patenting |