CN202931369U - Four-channel I/Q signal source of high precision - Google Patents
Four-channel I/Q signal source of high precision Download PDFInfo
- Publication number
- CN202931369U CN202931369U CN 201220635776 CN201220635776U CN202931369U CN 202931369 U CN202931369 U CN 202931369U CN 201220635776 CN201220635776 CN 201220635776 CN 201220635776 U CN201220635776 U CN 201220635776U CN 202931369 U CN202931369 U CN 202931369U
- Authority
- CN
- China
- Prior art keywords
- signal
- output
- frequency
- chip microcomputer
- signal generator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn - After Issue
Links
Images
Landscapes
- Transmitters (AREA)
- Amplifiers (AREA)
Abstract
Disclosed is a four-channel I/Q signal source of high precision, comprising a PC, an FPGA, a signal generator, and a single-chip microcomputer. The four-channel I/Q signal source is characterized in that the signal generator comprises an I+ signal generator, an I-signal generator, a Q + signal generator, and a Q-signal generator; the I+ signal output by the I+ signal generator and the I-signal output by the I-signal generator are a pair of difference signals; the Q+ signal output by the Q + signal generator and the Q-signal output by the Q-signal generator are a pair of difference signals; the signals output by the I+ signal generator and the Q + signals output by the Q + signal generator are a pair of synchronization orthogonal signals; and each signal generator comprises a DDS circuit, a frequency selection filter amplifier, a digital control attenuator, and a DC bias circuit. The four-channel I/Q signal source of the utility model is capable of outputting four paths of DC I+ signal, I-signal, Q+ signal, and Q- signal of 700MHz, with the frequency, phase, and amplitude of the output signals capable of being directly modified via program control through a PC interface. The four-channel I/Q signal source features simple operation, low cost, excellent performance, and bright application prospects.
Description
Technical field
The utility model relates to signal source, is specifically related to high accuracy four-way i/q signal source.
Background technology
Along with the develop rapidly of modern communications, radar and ECM (Electronic Countermeasures), the integrated modulator of research and development is more and more higher to the signal source index request, and needing the i/q signal incoming frequency is DC～600MHz.But the i/q signal output frequency of the external signal source of selling on the market mostly can't reach this frequency requirement, and expensive, difficult in maintenance.The domestic technical bottleneck that runs into when high-frequency, multiple signals are synchronously exported.
The signal source of selling on the market adopts built-in base band generator mode, produce i/q signal output, but output frequency is low, does not satisfy the product test requirement.
The utility model content
Technical problem to be solved in the utility model is to provide high accuracy four-way i/q signal source.
In order to solve the problems of the technologies described above, the technical solution of the utility model is, a kind of four-way i/q signal source comprises PC, FPGA, signal generator and single-chip microcomputer; Be characterized in: signal generator comprises I+ signal generator, I-signal generator, Q+ signal generator and Q-signal generator; Wherein, the I-signal of the I+ signal of I+ signal generator output and the output of I-signal generator is a pair of differential signal; The Q-signal of the Q+ signal of Q+ signal generator output and the output of Q-signal generator is a pair of differential signal; The Q+ signal of the signal of I+ signal generator output and the output of Q+ signal generator is a pair of synchronized orthogonal signal; Each signal generator includes DDS circuit, frequency-selective filtering amplifier, numerical-control attenuator and dc bias circuit;
single-chip microcomputer one receives the frequency of PC output by serial ports one, the phase data control signal, after carrying out calculation process, output signal is to described FPGA, control frequency and phase place that the DDS circuit produces signal, initial phase and the frequency of 4 road signals are consistent, and, single-chip microcomputer one judges whether the phase difference of 4 road signals of signal source output meets the demands, when not satisfying, output signal is to described FPGA, adjust the phase place that the DDS circuit produces signal, the phase difference of 4 road signals is met the demands, making I+ signal and I-signal is a pair of differential signal, Q+ signal and Q-signal are a pair of differential signal, I+ signal and Q+ signal are a pair of synchronized orthogonal signal,
Single-chip microcomputer two receives frequency and the amplitude data control signal of PC output by serial ports two, after carrying out calculation process, output signal to 4 road frequency-selective filtering amplifiers, is specified the filtering frequency range for the frequency-selective filtering amplifier respectively, improves the Spurious Free Dynamic Range of output signal; Simultaneously, described single-chip microcomputer two difference output signals are controlled described numerical-control attenuator the signal of receiving are carried out the amplitude adjustment to 4 way controlling attenuation devices; And, single-chip microcomputer two judges whether the amplitude difference of 4 road signals of signal source output satisfies set point, and when not satisfying, output signal is to 4 way controlling attenuation devices, control 4 way controlling attenuation devices and respectively the signal of receiving is carried out the amplitude adjustment, make the amplitude difference of 4 road signals satisfy set point; Improved the IQ signal accuracy of output;
Described FPGA receives the data that single-chip microcomputer one transmits in real time by the shift register of inside, and reset, synchronously, frequency and phase information output to respectively 4 DDS circuit by state machine, controls synchronous, frequency and the phase place of 4 DDS circuit output signals;
4 described DDS circuit receive the information that FPGA exports by state machine simultaneously, receive simultaneously reference clock signal, 4 DDS circuit produce respectively the consistent I+ signal of initial phase, I-signal, Q+ signal and Q-signal, output to respectively corresponding frequency-selective filtering amplifier;
Described frequency-selective filtering amplifier can be selected filtering according to different frequency ranges, each described frequency-selective filtering amplifier receives respectively the signal of corresponding DDS circuit output, and the signal of receiving is outputed to respectively corresponding numerical-control attenuator after selecting filtering to process under single-chip microcomputer two designated frequency band;
Each described numerical-control attenuator receives respectively the signal of corresponding frequency-selective filtering amplifier output, and is subjected to the control of single-chip microcomputer two output signals, after the signal of receiving is carried out amplitude adjustment processing, exports by dc bias circuit respectively;
Each described dc bias circuit receives respectively the signal of corresponding described numerical-control attenuator output, for external equipment provides the direct current biasing output signal.
the utility model adopts PC directly program control, easy to use, directly perceived to the frequency of signal source, phase place, amplitude etc., control FPGA by single-chip microcomputer one, and then control DDS circuit produces frequency and the phase place of signal, IQ four road signals that the DDS circuit produces pass through four independently frequency-selecting filters, adjustable attenuator and dc bias circuit output, the amplitude of output signal is controlled by single-chip microcomputer two, concrete control procedure is: the frequency that receives PC output by single-chip microcomputer one, the phase data control signal, after carrying out calculation process, output signal is to described FPGA, control frequency and phase place that the DDS circuit produces signal, and receive by single-chip microcomputer two frequency and the amplitude data control signal that PC is exported, after carrying out calculation process, output signal is to 4 road frequency-selective filtering amplifiers and 4 way controlling attenuation devices respectively, for the frequency-selective filtering amplifier is specified the filtering frequency range, improve the Spurious Free Dynamic Range of output signal, and control 4 way controlling attenuation devices and respectively the signal of the receiving amplitude of carrying out is controlled, and single-chip microcomputer one judges whether the phase difference of 4 road signals of signal source output meets the demands, and when not satisfying, output signal adjusts to described FPGA the phase place that the DDS circuit produces signal, and the phase difference of 4 road signals is met the demands, single-chip microcomputer two judges whether the amplitude difference of 4 road signals of signal source output satisfies set point, when not satisfying, output signal to 4 way controlling attenuation devices, is controlled 4 way controlling attenuation devices and respectively the signal of receiving is carried out the amplitude adjustment respectively, makes the amplitude difference of 4 road signals satisfy set point, improved the precision of signal source output signal.
A kind of preferred version according to high accuracy four-way i/q signal described in the utility model source is provided with parameter in described PC the interface is set, and is directly program control to frequency, phase place, the amplitude of signal source output signal.
A kind of preferred version according to high accuracy four-way i/q signal described in the utility model source, described single-chip microcomputer two adopts 8 single-chip microcomputers, single-chip microcomputer two is connected with PC by serial ports two and obtains the instruction that PC sends, be connected with the control end of 4 frequency-selective filtering amplifiers and the control end of 4 numerical-control attenuators respectively by the IO input/output port, for the frequency-selective filtering amplifier is specified the filtering frequency range, and the pad value of controlling numerical-control attenuator, reach by stepping control signal amplitude, optimize the Spurious Free Dynamic Range target.
A kind of preferred version according to high accuracy four-way i/q signal described in the utility model source, described single-chip microcomputer one adopts 8 single-chip microcomputers, this single-chip microcomputer is connected and obtains the instruction of PC transmission with PC by serial ports one, be connected with FPGA by the IO input/output port, and FPGA is sent instruction.
The beneficial effect in high accuracy four-way i/q signal described in the utility model source is: the utility model can be exported I+ signal, I-signal, Q+ signal and the Q-signal of 4 road DC～700MHz, the Spurious Free Dynamic Range of output signal is wide, the frequency range of output signal is wide, and output signal accuracy is high; And the frequency of output signal, phase place, amplitude all can arrange directly program control and modification of interface, intuitive display, simple to operate by the PC parameter; It is low that the utility model also has a cost, and the characteristics that performance is excellent can be widely used in the fields such as modern communications, radar and electronic countermeasures.
Description of drawings
Fig. 1 is the schematic diagram in four-way i/q signal described in the utility model source.
Fig. 2 is that the DDS circuit is controlled schematic diagram.
Fig. 3 is that the PC parameter arranges the interface schematic diagram.
Fig. 4 is the theory diagram of single-chip microcomputer two.
Fig. 5 is the theory diagram of numerical-control attenuator.
Fig. 6 is the program flow chart of single-chip microcomputer one.
Fig. 7 is the program flow chart of single-chip microcomputer two.
Embodiment
Referring to Fig. 1, a kind of four-way i/q signal source comprises PC, FPGA, signal generator, serial ports one, serial ports two, single-chip microcomputer one and single-chip microcomputer two; Wherein: signal generator comprises I+ signal generator 1, I-signal generator 2, Q+ signal generator 3 and Q-signal generator 4; Wherein, the I-signal of the I+ signal of I+ signal generator 1 output and 2 outputs of I-signal generator is a pair of differential signal; The Q-signal of the Q+ signal of Q+ signal generator 3 outputs and 4 outputs of Q-signal generator is a pair of differential signal; The Q+ signal of the signal of I+ signal generator 1 output and 3 outputs of Q+ signal generator is a pair of synchronized orthogonal signal; Each signal generator includes DDS circuit, frequency-selective filtering amplifier, numerical-control attenuator and dc bias circuit;
single-chip microcomputer one receives the frequency of PC output by serial ports one, the phase data control signal, after carrying out calculation process, output signal is to described FPGA, control frequency and phase place that the DDS circuit produces signal, initial phase and the frequency of 4 road signals are consistent, and, single-chip microcomputer one judges whether the phase difference of 4 road signals of signal source output meets the demands, when not satisfying, output signal is to described FPGA, adjust the phase place that the DDS circuit produces signal, the phase difference of 4 road signals is met the demands, making I+ signal and I-signal is a pair of differential signal, Q+ signal and Q-signal are a pair of differential signal, I+ signal and Q+ signal are a pair of synchronized orthogonal signal,
Single-chip microcomputer two receives frequency and the amplitude data control signal of PC output by serial ports two, after carrying out calculation process, output signal to 4 road frequency-selective filtering amplifiers, is specified the filtering frequency range for the frequency-selective filtering amplifier respectively, improves the Spurious Free Dynamic Range of output signal; Simultaneously, described single-chip microcomputer two difference output signals are controlled described numerical-control attenuator the signal of receiving are carried out the amplitude adjustment to 4 way controlling attenuation devices; And, single-chip microcomputer two judges whether the amplitude difference of 4 road signals of signal source output satisfies set point, and when not satisfying, output signal is to 4 way controlling attenuation devices, control 4 way controlling attenuation devices and respectively the signal of receiving is carried out the amplitude adjustment, make the amplitude difference of 4 road signals satisfy set point; Improved the IQ signal accuracy of output;
Described FPGA receives the data that single-chip microcomputer one transmits in real time by the shift register of inside, and reset, synchronously, frequency and phase information output to respectively 4 DDS circuit by state machine, controls synchronous, frequency and the phase place of 4 DDS circuit output signals;
4 described DDS circuit receive the information that FPGA exports by state machine simultaneously, receive simultaneously reference clock signal, 4 DDS circuit produce respectively the consistent I+ signal of initial phase, I-signal, Q+ signal and Q-signal, output to respectively corresponding frequency-selective filtering amplifier;
Described frequency-selective filtering amplifier can be selected filtering according to different frequency ranges, each described frequency-selective filtering amplifier receives respectively the signal of corresponding DDS circuit output, and the signal of receiving is outputed to respectively corresponding numerical-control attenuator after selecting filtering to process under single-chip microcomputer two designated frequency band;
Each described numerical-control attenuator receives respectively the signal of corresponding frequency-selective filtering amplifier output, and is subjected to the control of single-chip microcomputer two output signals, after the signal of receiving is carried out amplitude adjustment processing, exports by dc bias circuit respectively;
Each described dc bias circuit receives respectively the signal of corresponding described numerical-control attenuator output, for external equipment provides the direct current biasing output signal.
Referring to Fig. 4, Fig. 5, described single-chip microcomputer two adopts 8 single-chip microcomputers, single-chip microcomputer two is connected with PC by serial ports two and obtains the instruction that PC sends, be connected with the control end of 4 frequency-selective filtering amplifiers and the control end of 4 numerical-control attenuators respectively by the IO input/output port, for the frequency-selective filtering amplifier is specified the filtering frequency range, and the pad value of controlling numerical-control attenuator, reach by targets such as 0.5dB stepping control signal amplitude, optimization Spurious Free Dynamic Range.Described single-chip microcomputer two specifically can adopt the single-chip microcomputers such as ATmega8515, ATmega8535, wherein, the PA6 of single-chip microcomputer (AD6), PA7 (AD7) are connected MISO with PB6) end is connected with the control end of 4 frequency-selective filtering amplifiers simultaneously, specify the filtering frequency range for the frequency-selective filtering amplifier, optimize Spurious Free Dynamic Range; The PA0 of single-chip microcomputer (AD0) holds with the V1 to V6 of one of them numerical-control attenuator respectively to PA5 (AD5) end and is connected; PC0 (A8) is connected with V1 to the V6 end of another numerical-control attenuator wherein respectively to PC5 (A13) end, PB0 to PB5 end is connected with V1 to the V6 end of the 3rd numerical-control attenuator wherein respectively, PD2 to PD7 end is connected with V1 to the V6 end of the 4th numerical-control attenuator wherein respectively, control the pad value of numerical-control attenuator, reach by stepping control signal amplitude.
Described single-chip microcomputer one adopts 8 single-chip microcomputers, this single-chip microcomputer is connected and obtains the instruction of PC transmission with PC by serial ports one, be connected with FPGA by the IO input/output port, and FPGA is sent instruction, this instruction is sent to the DDS circuit by FPGA, the indexs such as the frequency of control IQ signal output, phase place.Described single-chip microcomputer one can adopt the single-chip microcomputers such as 89C2051, and wherein, the DDS circuit can adopt the DS875 cake core; FPGA can adopt the EP1C6F256C6 type.
Referring to Fig. 5, the minimum control precision of numerical-control attenuator is 0.5dB, 6 control words; Can adopt HMC472LP4 numerical-control attenuator chip.
Dc bias circuit can adopt the JEBT_4R2GW chip.
Described frequency-selective filtering amplifier requires the centre frequency frequency deviation 20MHz Out-of-band rejection index of each frequency range greater than 40dB, and squareness factor is less than 1.2, and passband fluctuation is less than 1dB, and three dB bandwidth is greater than 10MHz.
During concrete enforcement, because signal source need to be exported 4 tunnel frequencies simultaneously up to the I/Q orthogonal signalling of 700MHz, reference clock signal adopts 2800MHZ; Be the I/Q orthogonal signalling of 600MHz as output signal frequency, reference clock signal adopts 2000MHZ; And 4 road signals of output are synchronous, frequency is identical, phase place is adjustable separately, to this, adopt based on the DDS frequency synthesis technique, to reference edge and FPGA clock common source, frequency and the phase place of signal source controlled separately, realize that 4 DDS chips synchronously export.
Because frequency control word and the phase control words of DDS chip is the concurrent working mode, the control pin that needs is many, in order to realize the effective control to frequency and phase place, uses FPGA that the DDS chip is controlled in real time, DDS control chart such as Fig. 2.
Referring to Fig. 3, at PC, adopt the PC interface software of Delphi language development, the user can arrange the information such as frequency that the interface directly arranges output signal, phase place, amplitude in the PC parameter, PC sends to single-chip microcomputer one and single-chip microcomputer two through serial ports with relevant information, power supply, frequency, phase place, amplitude to signal source are directly program control, and intuitive display is easy to use.
The utility model receives the order of PC by single-chip microcomputer one, and reset, synchronously, the information such as frequency and phase place send to FPGA, FPGA receives the data that single-chip microcomputer transmits in real time by the shift register of inside, and reset, synchronously, the information exchanges such as frequency and the phase place mode of crossing state machine controls DDS output orthogonal signal and differential signal, its single-chip microcomputer one program flow diagram is as shown in Figure 6.
concrete control flow is: IQ four road signals are by being total to reference source to four DDS, the initial phase that realizes four tunnel output signals is consistent, and the signal phase on each road all can be controlled separately by PC, during control, whether the phase difference of at first determining I+ signal and Q+ signal satisfies 89 °～91 °, if do not satisfy, adjust Q+ signal output phase, the phase difference of I+ signal and Q+ signal is met the demands, and then whether the phase difference that judgement is adjusted between I+ signal and I-signal satisfies 179 °～180 °, if do not satisfy, adjust I-signal output phase, the phase difference of I-signal and I+ signal is met the demands, judge again whether the phase difference between Q+ signal and Q-signal satisfies 179 °～180 °, if do not satisfy, adjust Q-signal output phase, the phase difference of Q-signal and Q+ signal is met the demands, finally realize the output of signal IQ quadrature.
The state machine of FPGA is divided into 4 states, when state machine is in reset mode, and the circular wait enabling signal, in case enabling signal is effective, state machine is started working.State machine part control routine is as follows:
Single-chip microcomputer two receives the PC order, and frequency-selecting filter and programmable attenuator are controlled, and its amplitude control program flow process as shown in Figure 7.
the major control flow process is: adjust the attenuated output signal amplitude, be that the frequency-selective filtering amplifier is specified the filtering frequency range according to output signal frequency, judge that whether the amplitude difference of I+ signal and Q+ signal is less than 0.5dB, if do not satisfy, adjust Q+ signal output amplitude, the amplitude difference of I+ signal and Q+ signal is met the demands, and then whether the amplitude difference that judgement is adjusted between I+ signal and I-signal satisfies 0.5dB, if do not satisfy, adjust I-signal output amplitude, the amplitude difference of I-signal and I+ signal is met the demands, judge again whether the amplitude difference between I+ signal and Q-signal satisfies 0.5dB, if do not satisfy, adjust Q-signal output amplitude, the amplitude difference of Q-signal and I+ signal is met the demands, final realization output IQ signal amplitude error is 0.5dBm.
According to above-mentioned execution mode, phase place and the amplitude measurement of the vector network analyzer that uses Agilent company to i/q signal source output signal, the signal source quadrature phase error is ± 1 °, range error is 0.5dBm.
The above is described embodiment of the present utility model, still, and the scope that is not limited only to embodiment of the utility model protection.
Claims (4)
1. a high accuracy four-way i/q signal source, comprise PC, FPGA, signal generator and single-chip microcomputer; It is characterized in that: signal generator comprises I+ signal generator (1), I-signal generator (2), Q+ signal generator (3) and Q-signal generator (4); Wherein, the I-signal of the I+ signal of I+ signal generator (1) output and I-signal generator (2) output is a pair of differential signal; The Q-signal of the Q+ signal of Q+ signal generator (3) output and Q-signal generator (4) output is a pair of differential signal; The Q+ signal of the signal of I+ signal generator (1) output and Q+ signal generator (3) output is a pair of synchronized orthogonal signal; Each signal generator includes DDS circuit, frequency-selective filtering amplifier, numerical-control attenuator and dc bias circuit;
single-chip microcomputer one receives the frequency of PC output by serial ports one, the phase data control signal, after carrying out calculation process, output signal is to described FPGA, control frequency and phase place that the DDS circuit produces signal, initial phase and the frequency of 4 road signals are consistent, and, single-chip microcomputer one judges whether the phase difference of 4 road signals of signal source output meets the demands, when not satisfying, output signal is to described FPGA, adjust the phase place that the DDS circuit produces signal, the phase difference of 4 road signals is met the demands, making I+ signal and I-signal is a pair of differential signal, Q+ signal and Q-signal are a pair of differential signal, I+ signal and Q+ signal are a pair of synchronized orthogonal signal,
Single-chip microcomputer two receives frequency and the amplitude data control signal of PC output by serial ports two, after carrying out calculation process, output signal is to 4 road frequency-selective filtering amplifiers respectively, for the frequency-selective filtering amplifier is specified the filtering frequency range, simultaneously, described single-chip microcomputer two output signal respectively to 4 way controlling attenuation devices, is controlled described numerical-control attenuator the signal of receiving is carried out the amplitude adjustment; And, single-chip microcomputer two judges whether the amplitude difference of 4 road signals of signal source output satisfies set point, and when not satisfying, output signal is to 4 way controlling attenuation devices, control 4 way controlling attenuation devices and respectively the signal of receiving is carried out the amplitude adjustment, make the amplitude difference of 4 road signals satisfy set point;
Described FPGA receives the data that single-chip microcomputer one transmits in real time by the shift register of inside, and reset, synchronously, frequency and phase information output to respectively 4 DDS circuit by state machine, controls synchronous, frequency and the phase place of 4 DDS circuit output signals;
4 described DDS circuit receive the information that FPGA exports by state machine simultaneously, receive simultaneously reference clock signal, 4 DDS circuit produce respectively the consistent I+ signal of initial phase, I-signal, Q+ signal and Q-signal, output to respectively corresponding frequency-selective filtering amplifier;
Described frequency-selective filtering amplifier can be selected filtering according to different frequency ranges, each described frequency-selective filtering amplifier receives respectively the signal of corresponding DDS circuit output, and the signal of receiving is outputed to respectively corresponding numerical-control attenuator after selecting filtering to process under single-chip microcomputer two designated frequency band;
Each described numerical-control attenuator receives respectively the signal of corresponding frequency-selective filtering amplifier output, and is subjected to the control of single-chip microcomputer two output signals, after the signal of receiving is carried out amplitude adjustment processing, exports by dc bias circuit respectively;
Each described dc bias circuit receives respectively the signal of corresponding described numerical-control attenuator output, for external equipment provides the direct current biasing output signal.
2. high accuracy four-way i/q signal according to claim 1 source is characterized in that: is provided with parameter in described PC the interface is set, and directly program control to frequency, phase place, the amplitude of signal source output signal.
3. high accuracy four-way i/q signal according to claim 1 and 2 source, it is characterized in that: described single-chip microcomputer two adopts 8 single-chip microcomputers, single-chip microcomputer two is connected with PC by serial ports two and obtains the instruction that PC sends, be connected with the control end of 4 frequency-selective filtering amplifiers and the control end of 4 numerical-control attenuators respectively by the IO input/output port, for the frequency-selective filtering amplifier is specified the filtering frequency range, and the pad value of controlling numerical-control attenuator.
4. high accuracy four-way i/q signal according to claim 3 source, it is characterized in that: described single-chip microcomputer one adopts 8 single-chip microcomputers, this single-chip microcomputer is connected and obtains the instruction of PC transmission with PC by serial ports one, be connected with FPGA by the IO input/output port, and FPGA is sent instruction.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201220635776 CN202931369U (en) | 2012-11-27 | 2012-11-27 | Four-channel I/Q signal source of high precision |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201220635776 CN202931369U (en) | 2012-11-27 | 2012-11-27 | Four-channel I/Q signal source of high precision |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN202931369U true CN202931369U (en) | 2013-05-08 |
Family
ID=48221277
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201220635776 Withdrawn - After Issue CN202931369U (en) | 2012-11-27 | 2012-11-27 | Four-channel I/Q signal source of high precision |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN202931369U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103001898A (en) * | 2012-11-27 | 2013-03-27 | 重庆西南集成电路设计有限责任公司 | Quad-channel I/Q signal source |
-
2012
- 2012-11-27 CN CN 201220635776 patent/CN202931369U/en not_active Withdrawn - After Issue
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103001898A (en) * | 2012-11-27 | 2013-03-27 | 重庆西南集成电路设计有限责任公司 | Quad-channel I/Q signal source |
| CN103001898B (en) * | 2012-11-27 | 2015-09-23 | 重庆西南集成电路设计有限责任公司 | Four-way i/q signal source |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104135301A (en) | Radio frequency receiver and receiving method | |
| CN205070993U (en) | Power line communication module testing arrangement | |
| CN105071882A (en) | Method and structure for realizing radio-frequency front end of multi-mode multi-antenna channel simulator | |
| CN103001898B (en) | Four-way i/q signal source | |
| CN202931369U (en) | Four-channel I/Q signal source of high precision | |
| CN108418611A (en) | A kind of extensive Multiinputoutput wireless channel simulation instrument | |
| CN103905089A (en) | Circuit of power line carrier signal adjustable attenuator | |
| CN103944601A (en) | PCIE (peripheral component interface express) interface based software radio frequency transmitter-receiver and method | |
| CN104683046A (en) | Method and system for testing electronic magnetic interference susceptibility of analog receiver | |
| CN106877002A (en) | A kind of polarizing control network of phase and power ratio continuously adjustabe | |
| CN102510265A (en) | Self-adaptive local oscillation leakage reducing method based on variable frequency system and realization device thereof | |
| CN203434992U (en) | Networking protocol serial port test device | |
| CN101902287A (en) | Calibration test system, device and method of receivers | |
| CN111212000B (en) | Exchange backplate based on PXIe bus | |
| CN205017277U (en) | Gain equalizer circuit who divides frequency channel | |
| CN209218099U (en) | The comprehensive survey device of NB-IoT terminal with 8 ports | |
| CN204721339U (en) | A kind of signal receiving device of eight passage multimode systems | |
| CN203608207U (en) | Analog receiver electromagnetic interference sensitivity testing system | |
| CN207250689U (en) | A kind of RF high power combining | |
| CN206650655U (en) | A kind of X-band Low phase noise triangle-wave frequency modulation frequency source | |
| CN103856238A (en) | Interference signal suppression circuit and mobile terminal | |
| CN104113350B (en) | The eight channel widths module of mobile network signals transmitting frequently | |
| CN204013488U (en) | Eight channel widths are mobile network signals transmitter module frequently | |
| CN109302241B (en) | Chip-based vector signal generating device and method | |
| CN106053980A (en) | Backboard electromagnetic compatibility test device and backboard electromagnetic compatibility test method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20130508 Effective date of abandoning: 20150923 |
|
| RGAV | Abandon patent right to avoid regrant |