CN202889308U - High-precision oscillator - Google Patents
High-precision oscillator Download PDFInfo
- Publication number
- CN202889308U CN202889308U CN 201220570020 CN201220570020U CN202889308U CN 202889308 U CN202889308 U CN 202889308U CN 201220570020 CN201220570020 CN 201220570020 CN 201220570020 U CN201220570020 U CN 201220570020U CN 202889308 U CN202889308 U CN 202889308U
- Authority
- CN
- China
- Prior art keywords
- inverter
- switch
- switch element
- signal controlling
- capacitor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
Images
Abstract
The utility model relates to a high-precision oscillator which comprises a reference voltage source, a resistor bleeder circuit, an operational amplifier, a comparator, a state register, a first phase inverter, a second phase inverter, a third phase inverter, a fourth phase inverter, a fifth phase inverter, an integrator capacitor C1, a first switching capacitor C2, a second switching capacitor C3, a switching unit S1 for RST (Reset) signal control, a switching unit S2 for SEL signal control, a switching unit S3 for SELB signal control, a switching unit S4 for SELB signal control, a switching unit S5 for SEL signal control, a switching unit S6 for RSTB signal control and a charging resistor R4. The high-precision oscillator provided by the utility model has the beneficial effects that when an external working environment temperature changes from -40 DEG C to 125 DEG C, the output frequency change is less than 0.5%; and when an external working voltage changes (from 2.2v to 3.6v for instance), the high-precision oscillator can still output precise and stable frequency (with change being less than 0.2%) and only consumes less working current.
Description
Technical field
The utility model relates to the electronic circuit technology field, is specifically related to a kind of oscillating circuit or oscillator.
Background technology
Nowadays, in a lot of accurate control fields or high-precision electronic equipment, need to use higher, the stable better oscillator of precision, as the key component of reference frequency generating circuit.
Prior art has diversified upper integrated RC oscillator circuit structure.They have has comparatively broad operating voltage, and the reasonable temperature that has that has is floated coefficient.For the temperature of output frequency float coefficient and reach ± 1% RC oscillator (40 ° of C to 125 ° of C), it is to have reached accurately requirement.But often need to consume very large operating current.So for existing upper integrated RC oscillator, or its operating voltage range is very wide, good not but temperature is floated coefficient; It is good that its temperature is floated coefficient, but power consumption is larger.
In the higher application scenario of ask for something, have ± 1% temperature floats on the sheet of coefficient integrated RC oscillator (40 ° of C to 125 ° of C) and still can't be competent at.They not only require better temperature to float coefficient (such as＜0.5% ,-40 ° C to 125 ° C temperature range), also require to have simultaneously broad operating voltage and lower power consumption.
The utility model content
The purpose of this utility model provides a kind of high precision oscillator, and more smart metastable frequency can be provided, and has extremely low temperature and floats coefficient and broad operating voltage, has simultaneously lower power consumption.
The utility model purpose can be realized by following technical scheme:
A kind of high precision oscillator, it is characterized in that, comprising: reference voltage source, resistor voltage divider circuit, operational amplifier, comparator, status register, the first inverter, the second inverter, the 3rd inverter, the 4th inverter, the 5th inverter, integrator capacitor C 1, the first switch-capacitor C2, the second switch-capacitor C3, RST(resets) the switch element S1 of signal controlling, the switch element S2 of SEL signal controlling, the switch element S3 of SELB signal controlling, the switch element S4 of SELB signal controlling, the switch element S5 of SEL signal controlling, the switch element S6 of RSTB signal controlling and charging resistor R4;
Connect with the switch element S2 of SEL signal controlling after the switch element S4 parallel connection of the first switch-capacitor C2 and SELB signal controlling, consist of the first switch-capacitor charge-discharge circuit; Connect with the switch element S3 of SELB signal controlling after the switch element S5 parallel connection of the second switch-capacitor C3 and SEL signal controlling, consist of the second switch-capacitor charge-discharge circuit; An end ground connection after the switch element S6 parallel connection of the first switch-capacitor charge-discharge circuit, the second switch-capacitor charge-discharge circuit and RSTB signal controlling, the other end is "-" input of "-" input of concatenation operation amplifier, comparator after resistance R 5 respectively, and this other end also connects the output of reference voltage source behind the switch element S1 of charging resistor R4, RST signal controlling;
The output of "+" input connecting resistance bleeder circuit of operational amplifier, the output of operational amplifier connects "+" input of comparator; Be connected in series integrator capacitor C 1 between the output of operational amplifier and "-" input;
Status register is the d type flip flop with asynchronous reset, the output of comparator connects " CK " end of d type flip flop, serial connection the first inverter between " Q " end of d type flip flop and " D " end, " RN " end of d type flip flop connects the second inverter, and " Q " of d type flip flop holds be linked in sequence the 3rd inverter, the 4th inverter, the 5th inverter; " RN " end of d type flip flop is systematic reset signal RST, and the second inverter output is the inversion signal RSTB of RST, and the 3rd inverter output is the SEL signal, and the 4th inverter output is the SELB signal, and the 5th inverter output is the CLK signal.
As concrete technical scheme, described resistor voltage divider circuit is made of the first divider resistance R1, the second divider resistance R2, the 3rd dividing potential drop adjustable resistance R3 that order is connected between reference voltage source output terminal and the ground, and the node of the first divider resistance R1 and the second divider resistance R2 is the output of reference voltage Vr after the dividing potential drop.
As further technical scheme, described the first divider resistance R1 and the second divider resistance R2 are the resistance of temperature coefficient of the same race, and the 3rd dividing potential drop adjustable resistance R3 is and R1 the resistance of R2 opposite temperature coefficients.
As further technical scheme, "-" input of described operational amplifier connects the parallel connected end of the first switch-capacitor charge-discharge circuit, the second switch-capacitor charge-discharge circuit through an integrator resistance R 5;
As interchangeable technical scheme, described integrator resistance R 5, the operational amplifier sum-product intergrator capacitor C 1 common First-order Integral device circuit that consists of are replaced by an active anti-phase low pass filter.
As interchangeable technical scheme, described charging resistor R4 is substituted by a current source.
The utility model purpose can also be realized by following technical scheme:
A kind of high precision oscillator, it is characterized in that, comprising: the switch element S3 of the switch element S1 of reference voltage source, resistor voltage divider circuit, comparator, status register, the first inverter, the second inverter, the 3rd inverter, the 4th inverter, the 5th inverter, the first switch-capacitor C2, the second switch-capacitor C3, RST signal controlling, the switch element S2 of SEL signal controlling, SELB signal controlling, the switch element S4 of SELB signal controlling, the switch element S5 of SEL signal controlling, switch element S6 and the charging resistor R4 of RSTB signal controlling;
Connect with the switch element S2 of SEL signal controlling after the switch element S4 parallel connection of the first switch-capacitor C2 and SELB signal controlling, consist of the first switch-capacitor charge-discharge circuit; Connect with the switch element S3 of SELB signal controlling after the switch element S5 parallel connection of the second switch-capacitor C3 and SEL signal controlling, consist of the second switch-capacitor charge-discharge circuit; An end ground connection after the switch element S6 parallel connection of the first switch-capacitor charge-discharge circuit, the second switch-capacitor charge-discharge circuit and RSTB signal controlling, the other end connects "-" input of comparator, and this other end also connects the output of reference voltage source behind the switch element S1 of charging resistor R4, RST signal controlling;
The output of "+" input connecting resistance bleeder circuit of comparator; Status register is the d type flip flop with asynchronous reset, the output of comparator connects " CK " end of d type flip flop, serial connection the first inverter between " Q " end of d type flip flop and " D " end, " RN " end of d type flip flop connects the second inverter, and " Q " of d type flip flop holds be linked in sequence the 3rd inverter, the 4th inverter, the 5th inverter; " RN " end of d type flip flop is systematic reset signal RST, and the second inverter output is the inversion signal RSTB of RST, and the 3rd inverter output is the SEL signal, and the 4th inverter output is the SELB signal, and the 5th inverter output is the CLK signal.
The beneficial effects of the utility model are: 1, and when the operate outside ambient temperature changed from-40 ° of C to 125 ° of C, its output frequency changed＜0.5%.2, (arrive 3.6v such as 2.2v) when externally operating voltage changes, high precision oscillator of the present utility model still can be exported smart metastable frequency (frequency change＜0.2%) and only need to consume less operating current.
Description of drawings
The circuit theory diagrams of a kind of high precision oscillator that Fig. 1 provides for embodiment one.
Fig. 2 is the working timing figure of Fig. 1 circuit theory diagrams.
The low-power consumption oscillator circuit schematic diagram of a kind of simplification that Fig. 3 provides for embodiment four.
Fig. 4 is the working timing figure of Fig. 3 circuit theory diagrams.
Below in conjunction with accompanying drawing and embodiment the utility model is described in further detail.
Embodiment
Embodiment one:
In conjunction with Figure 1 and Figure 2, the high precision oscillator that the present embodiment provides comprises: reference voltage source 100, operational amplifier (OPA) 101, comparator (CMP) 102, the first inverter 103, status register 104, the second inverter 105, the 3rd inverter 106, the 4th inverter 107, the 5th inverter 108, integrator capacitor C 1, the first switch-capacitor C2, the second switch-capacitor C3, the switch element S1 of RST signal controlling, the switch element S2 of SEL signal controlling, the switch element S3 of SELB signal controlling, the switch element S4 of SELB signal controlling, the switch element S5 of SEL signal controlling, the switch element S6 of RSTB signal controlling, the first divider resistance R1, the second divider resistance R2, the 3rd dividing potential drop adjustable resistance R3, charging resistor R4 and integrator resistance R 5.
The first divider resistance R1, the second divider resistance R2, the 3rd dividing potential drop adjustable resistance R3 sequentially are connected between the output and ground of reference voltage source 100, consist of resistor voltage divider circuit.The reference voltage source output voltage V REF that reference voltage source 105 produces passes through resistor voltage divider circuit R1, R2, and R3 carries out dividing potential drop, and the node of the first divider resistance R1 and the second divider resistance R2 is the output of reference voltage Vr after the dividing potential drop.
Wherein, R1 and R2 are the resistance of temperature coefficient of the same race, and R3 is and R1, the resistance of R2 opposite temperature coefficients.Based on this, can adjust the frequency of an oscillator to the coefficient of sensitivity of temperature by R3.
Connect with the switch element S2 of SEL signal controlling after the switch element S4 parallel connection of the first switch-capacitor C2 and SELB signal controlling, consist of the first switch-capacitor charge-discharge circuit; Connect with the switch element S3 of SELB signal controlling after the switch element S5 parallel connection of the second switch-capacitor C3 and SEL signal controlling, consist of the second switch-capacitor charge-discharge circuit.An end ground connection after the switch element S6 parallel connection of the first switch-capacitor charge-discharge circuit, the second switch-capacitor charge-discharge circuit and RSTB signal controlling, "-" input of other end difference concatenation operation amplifier 101, "-" input of comparator 102, this other end also connects the output of reference voltage source 100 behind the switch element S1 of charging resistor R4, RST signal controlling.
The output of "+" input connecting resistance bleeder circuit of operational amplifier 101 namely accesses the reference voltage Vr after the dividing potential drop; "-" input connects the parallel connected end of the first switch-capacitor C2 and the second switch-capacitor C3 through integrator resistance R 5, namely access first, second switch-capacitor and discharge and recharge signal Vosc.The output of operational amplifier 101 connects "+" input of comparator 102; Be connected in series integrator capacitor C 1 between the output of operational amplifier 101 and "-" input.Integrator resistance R 5, operational amplifier 101 sum-product intergrator capacitor C 1 have consisted of First-order Integral device circuit 200 jointly, adjust the benchmark voltage Vb of comparator 102 by the difference that First-order Integral device circuit 200 compares Vr and Vosc voltage, and export the Vb signal to comparator 102.
Continuation is referring to Fig. 1, and status register 104 is the d type flip flops with asynchronous reset, is used as the status register of comparator output here." CK " end of the output connection d type flip flop of comparator 102, serial connection the first inverter 103 between " Q " end of d type flip flop and " D " end, " Q " of d type flip flop holds also be linked in sequence the 3rd inverter 106, the 4th inverter 107, the 5th inverter 108." RN " end of d type flip flop connects the second inverter 105.Among the figure, RST is systematic reset signal, and RSTB is the inversion signal of RST, and SEL is the inversion signal of d type flip flop output, and SELB is the inversion signal of SEL, and CLK is the inversion signal of SELB.
The oscillator that the present embodiment provides, by First-order Integral device circuit 200 relatively the difference of Vr and Vosc voltage adjust the benchmark voltage Vb of comparator 102,102 time of delays of comparator that reach that dynamic compensation Yin Wendu causes, the different and frequency that causes was to the problem of the coefficient of sensitivity variation of temperature.The oscillator that the present embodiment provides can in the situation that very low-power consumption realize-40 ° of C to 125 ° of C, its output frequency changes＜0.5%, is much better than the level of general precision oscillator ± 1%, can be applied in the higher occasion of ask for something.Status register 104 is the rising edge output that catches comparator 102, rising edge of each comparator output, and the output switching activity of status register 104 is once.Therefore its output clock duty ratio is very near 50%.Initial condition control unit S1 and S6 are set to low level to the initial voltage of Vosc under the control of reset signal RST.After reset signal RST became high level, oscillator began normal operation, and CLK exports frequency of oscillation.
The specific works process of the oscillator that the present embodiment provides is as follows:
1, when reset signal RST is low level, the output Q's of status register 104 is low level at state, by inverter 106 picked up signal SEL.SEL is again by inverter 107 picked up signal SELB.The output Q of status register is connected connection by inverter 103 with D.This moment, comparator 102 was output as low level, and switch element S1 disconnects, and switch element S6 is closed, and the voltage of Vosc is pulled to low level; Switch element S2 is closed, and switch element S4 disconnects; Switch element S3 disconnects, and switch element S5 is closed, and capacitor C 3 two ends are connected to the low level point.
2, when reset signal RST is high level, oscillator begins normal operation.Switch element S1 is closed.Switch element S6 disconnects.VREF begins to charge to C2 by resistance R 4.The voltage of Vosc begins to rise, and when the voltage of Vosc was higher than Vb voltage, comparator 102 rose to high level from original low level.Trigger status register 104, the output Q of status register is set to high level.Simultaneously, CLK, SEL, three signals of SELB overturn.Switch element S2 disconnects, and switch element S4 is closed, and C2 is discharged is connected to low level to the two ends of C2 simultaneously.Switch element S3 is closed, and switch element S5 disconnects, and VREF begins to charge to C3 by resistance R 4.The voltage of Vosc begins to begin to rise from low level.Meanwhile, comparator 102 is output as low level, and the output state that triggers status register 104 does not change.When the voltage of Vosc was higher than Vb voltage, comparator 102 rose to high level from low level.Trigger status register 104, the output Q of status register is set to low level.Simultaneously, CLK, SEL, three signals of SELB overturn, and a clock cycle finishes.System begins the step above the repetition.
Embodiment two:
Embodiment two is with the difference of embodiment one: charging resistor R4 is replaced by current source.
Embodiment three:
Embodiment three is with the difference of embodiment one: First-order Integral device circuit 200 is replaced by active anti-phase low pass filter.
The emphasis of the various embodiments described above is (to be embodied on the Vosc voltage in the cycle to output clock, cycle is larger, the voltage that Vosc can excessively enough reach is higher, cycle is less, the voltage that Vosc can reach is just less) by the processing of First-order Integral device circuit 200 or active anti-phase low pass filter, adjust dynamically the comparison reference voltage of comparator 102.Effectively reduce the output clock frequency can significantly reduce comparator 102 simultaneously to the sensitiveness of temperature power consumption.
But, requiring operating current lower, and to frequency in the less demanding situation of the coefficient of sensitivity of temperature, above-described embodiment also can be realized by following examples four, to reach lower power consumption.
Embodiment four:
Referring to Fig. 3 and Fig. 4, embodiment four is with the difference of embodiment one, embodiment two: First-order Integral device circuit 200 no longer is set, and VREF directly offers comparator 102 by the reference voltage Vr that resistance R 1, R2, R3 dividing potential drop obtain.
Claims (6)
1. high precision oscillator, it is characterized in that, comprising: reference voltage source, resistor voltage divider circuit, operational amplifier, comparator, status register, the first inverter, the second inverter, the 3rd inverter, the 4th inverter, the 5th inverter, integrator capacitor C 1, the first switch-capacitor C2, the second switch-capacitor C3, the switch element S1 of RST signal controlling, the switch element S2 of SEL signal controlling, the switch element S3 of SELB signal controlling, the switch element S4 of SELB signal controlling, the switch element S5 of SEL signal controlling, the switch element S6 of RSTB signal controlling and charging resistor R4;
Connect with the switch element S2 of SEL signal controlling after the switch element S4 parallel connection of the first switch-capacitor C2 and SELB signal controlling, consist of the first switch-capacitor charge-discharge circuit; Connect with the switch element S3 of SELB signal controlling after the switch element S5 parallel connection of the second switch-capacitor C3 and SEL signal controlling, consist of the second switch-capacitor charge-discharge circuit; An end ground connection after the switch element S6 parallel connection of the first switch-capacitor charge-discharge circuit, the second switch-capacitor charge-discharge circuit and RSTB signal controlling, "-" input of other end difference concatenation operation amplifier, "-" input of comparator, this other end also connects the output of reference voltage source behind the switch element S1 of charging resistor R4, RST signal controlling;
The output of "+" input connecting resistance bleeder circuit of operational amplifier, the output of operational amplifier connects "+" input of comparator; Be connected in series integrator capacitor C 1 between the output of operational amplifier and "-" input;
Status register is the d type flip flop with asynchronous reset, the output of comparator connects " CK " end of d type flip flop, serial connection the first inverter between " Q " end of d type flip flop and " D " end, " RN " end of d type flip flop connects the second inverter, and " Q " of d type flip flop holds be linked in sequence the 3rd inverter, the 4th inverter, the 5th inverter; " RN " end of d type flip flop is systematic reset signal RST, and the second inverter output is the inversion signal RSTB of RST, and the 3rd inverter output is the SEL signal, and the 4th inverter output is the SELB signal, and the 5th inverter output is the CLK signal.
2. high precision oscillator according to claim 1, it is characterized in that: described resistor voltage divider circuit is made of the first divider resistance R1, the second divider resistance R2, the 3rd dividing potential drop adjustable resistance R3 that order is connected between reference voltage source output terminal and the ground, and the node of the first divider resistance R1 and the second divider resistance R2 is the output of reference voltage Vr after the dividing potential drop.
3. high precision oscillator according to claim 2, it is characterized in that: described the first divider resistance R1 and the second divider resistance R2 are the resistance of temperature coefficient of the same race, the 3rd dividing potential drop adjustable resistance R3 is and R1 the resistance of R2 opposite temperature coefficients.
4. high precision oscillator according to claim 1, it is characterized in that: "-" input of described operational amplifier connects the parallel connected end of the first switch-capacitor charge-discharge circuit, the second switch-capacitor charge-discharge circuit through an integrator resistance R 5; Described integrator resistance R 5, the operational amplifier sum-product intergrator capacitor C 1 common First-order Integral device circuit that consists of are replaced by an active anti-phase low pass filter.
5. high precision oscillator according to claim 1 is characterized in that: described charging resistor R4 is substituted by a current source.
6. high precision oscillator, it is characterized in that, comprising: the switch element S3 of the switch element S1 of reference voltage source, resistor voltage divider circuit, comparator, status register, the first inverter, the second inverter, the 3rd inverter, the 4th inverter, the 5th inverter, the first switch-capacitor C2, the second switch-capacitor C3, RST signal controlling, the switch element S2 of SEL signal controlling, SELB signal controlling, the switch element S4 of SELB signal controlling, the switch element S5 of SEL signal controlling, switch element S6 and the charging resistor R4 of RSTB signal controlling;
Connect with the switch element S2 of SEL signal controlling after the switch element S4 parallel connection of the first switch-capacitor C2 and SELB signal controlling, consist of the first switch-capacitor charge-discharge circuit; Connect with the switch element S3 of SELB signal controlling after the switch element S5 parallel connection of the second switch-capacitor C3 and SEL signal controlling, consist of the second switch-capacitor charge-discharge circuit; An end ground connection after the switch element S6 parallel connection of the first switch-capacitor charge-discharge circuit, the second switch-capacitor charge-discharge circuit and RSTB signal controlling, the other end connects "-" input of comparator, and this other end also connects the output of reference voltage source behind the switch element S1 of charging resistor R4, RST signal controlling;
The output of "+" input connecting resistance bleeder circuit of comparator; Status register is the d type flip flop with asynchronous reset, the output of comparator connects " CK " end of d type flip flop, serial connection the first inverter between " Q " end of d type flip flop and " D " end, " RN " end of d type flip flop connects the second inverter, and " Q " of d type flip flop holds be linked in sequence the 3rd inverter, the 4th inverter, the 5th inverter; " RN " end of d type flip flop is systematic reset signal RST, and the second inverter output is the inversion signal RSTB of RST, and the 3rd inverter output is the SEL signal, and the 4th inverter output is the SELB signal, and the 5th inverter output is the CLK signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201220570020 CN202889308U (en) | 2012-10-31 | 2012-10-31 | High-precision oscillator |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201220570020 CN202889308U (en) | 2012-10-31 | 2012-10-31 | High-precision oscillator |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN202889308U true CN202889308U (en) | 2013-04-17 |
Family
ID=48080694
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201220570020 Ceased CN202889308U (en) | 2012-10-31 | 2012-10-31 | High-precision oscillator |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN202889308U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102931913A (en) * | 2012-10-31 | 2013-02-13 | 珠海市杰理科技有限公司 | High-precision oscillator |
| CN107222170A (en) * | 2017-05-30 | 2017-09-29 | 长沙方星腾电子科技有限公司 | A kind of pierce circuit |
-
2012
- 2012-10-31 CN CN 201220570020 patent/CN202889308U/en not_active Ceased
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102931913A (en) * | 2012-10-31 | 2013-02-13 | 珠海市杰理科技有限公司 | High-precision oscillator |
| CN102931913B (en) * | 2012-10-31 | 2015-02-18 | 珠海市杰理科技有限公司 | High-precision oscillator |
| CN107222170A (en) * | 2017-05-30 | 2017-09-29 | 长沙方星腾电子科技有限公司 | A kind of pierce circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102931913A (en) | High-precision oscillator | |
| CN102664605B (en) | Relaxation oscillator with low temperature drift characteristic, and debug method thereof | |
| CN102983836B (en) | Active RC filter automatic frequency tuning circuit | |
| US10116286B2 (en) | Reference clock signal generators and methods for generating a reference clock signal | |
| CN105897250B (en) | A kind of I/F conversion circuit | |
| CN102955492B (en) | Reference current generating circuit | |
| CN102356549A (en) | Process, voltage, temperature compensated oscillator | |
| CN103546121B (en) | Rc oscillator | |
| CN102064801B (en) | All-silicon clock generator realized on basis of complementary metal oxide semiconductor (CMOS) process | |
| CN102347728B (en) | Oscillator with high power supply rejection ratio and low temperature wave | |
| CN106774575A (en) | A kind of low pressure difference linear voltage regulator | |
| CN102832915A (en) | Programmable power-on reset system | |
| CN109060162A (en) | temperature sensor | |
| CN202889308U (en) | High-precision oscillator | |
| CN102394607A (en) | High-precision oscillator | |
| CN107703351B (en) | Large dynamic micro-current detection circuit | |
| CN104065344B (en) | Low-consumption oscillator | |
| CN103312267B (en) | A kind of high precision oscillator and frequency generating method | |
| CN106487073B (en) | Power supply circuit and electronic equipment | |
| CN102386846B (en) | Programmable oscillator | |
| CN208836106U (en) | A kind of touch button device | |
| CN202679329U (en) | Sawtooth wave generator | |
| CN202268843U (en) | Low temperature oscillator with high power supply rejection ratio | |
| CN105897168A (en) | Rc oscillator | |
| CN202663367U (en) | Self-adaptive tuning system for continuous time filter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address |
Address after: 519085 Guangdong city of Zhuhai province Jida West Road No. 107 Building 9 Building (1-4) Patentee after: Zhuhai jelee Polytron Technologies Inc Address before: 519015 Guangdong province Zhuhai City Jiuzhou Road No. 2069 2 floor Patentee before: Zhuhai Jieli Technology Co., Ltd. |
|
| IW01 | Full invalidation of patent right |
Decision date of declaring invalidation: 20190419 Decision number of declaring invalidation: 39783 Granted publication date: 20130417 |
|
| IW01 | Full invalidation of patent right |