CN202153253U - High speed signal circuit testing device adopting Red driver - Google Patents
High speed signal circuit testing device adopting Red driver Download PDFInfo
- Publication number
- CN202153253U CN202153253U CN2011202594078U CN201120259407U CN202153253U CN 202153253 U CN202153253 U CN 202153253U CN 2011202594078 U CN2011202594078 U CN 2011202594078U CN 201120259407 U CN201120259407 U CN 201120259407U CN 202153253 U CN202153253 U CN 202153253U
- Authority
- CN
- China
- Prior art keywords
- redriver
- resistor
- resistance
- red river
- speed signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Landscapes
- Tests Of Electronic Circuits (AREA)
Abstract
The present utility model provides a high speed signal circuit testing device adopting a Red driver. The device is composed of a resistor R1, a resistor R2, a resistor R3, a resistor R4 and a Red river chip. The resistor R1 is connected with the resistor R2 in series, the resistor R3 is connected with the resistor R4 in series, and then the two series connections are connected with the Red river chip in parallel. In the device, the Red river is used/ not used in a circuit, and the good signal quality can be guaranteed. After a full test, if a Red river IC is confirmed not to be welded, the scheme of not welding the Red river IC can be chosen when products are produced in large batch, and the cost will not be increased. If after a full test, the Red river IC needs to be used really, then the Red river IC is welded on products produced in large batch. The device can be used for verifying whether high speed signals need to be enhanced or not, and the device is directly concerned with the product research and development period and cost.
Description
Technical field
The utility model relates to the hardware designs and the wiring of high-speed signal circuit, specifically, designs a kind of high-speed signal circuit proving installation that adopts a kind of Redriver of employing.
Background technology
In the present hardware product; Especially the design of blade server, a lot of high speed signals need be delivered to other modules via backboard from mainboard and get on, and also having is exactly because the chip that the PCB factor of location causes arrives under the situation such as interface distance is too far away; Often cabling is long, signal is more through connector; Cause signal attenuation easily, reduce signal quality, the utility model is just in order to address these problems.
In the high speed signal; Usually can run into signal lead oversize, through the connector not enough situation of driving force that causes such as too much; Therefore have and in circuit, add the situation that Redriver uses, but under following three kinds of situation, use Redriver can bring negative effect:
(1) increases Redriver and make the problem that overflow brings;
(2) flaw of Redriver itself;
(3) Redriver uses incorrectly, comprises the design mistake of hardware circuit, and the PCB putting position is unreasonable etc.
The utility model content
For overcoming the above problems, the scheme of a kind of rational use Redriver is provided, the utility model provides the high-speed signal circuit proving installation of a kind of Redriver of employing.
A kind of high-speed signal circuit proving installation that adopts Redriver comprises resistance R 1, R2, R3, R4 and Redriver chip;
After said resistance R 1 is connected with R2 series connection, R3 and R4, parallelly connected with the Redriver chip.
Preferably, said resistance adopts 0 ohm, is encapsulated as 0402, and precision is 1% resistance.
A kind of high-speed signal circuit proving installation that adopts Redriver comprises resistance R 1, R2, R3, R4, R5, R6, R7, R8 and Redriver chip;
4 ports of said Redriver chip respectively with R3, R4, R7, R8 connect, said resistance R 1 is parallelly connected with R3 and R4 with R2 series connection back, and is parallelly connected with R7 and R8 after said resistance R 5 and R6 connect.
Preferably, said resistance adopts 0 ohm, is encapsulated as 0402, and precision is 1% resistance.
The utility model can make circuit use Redriver also can not use Redriver; And it is good to ensure signal quality; And after through abundant test; Do not weld Redriver IC scheme if confirm not weld Redriver IC then directly in the volume production product, select, can't increase cost yet, if through the Redriver IC that need use Redriver IC really then the volume production product is burn-on after the abundant test; Whether this utility model need strengthen for high speed signal is a good verification method, is directly connected to the R&D cycle and the cost of product.
Description of drawings
Fig. 1 is first kind of embodiment of the utility model
Fig. 2 is second kind of embodiment of the utility model
Embodiment
First kind of technical scheme such as Fig. 1, particular hardware schematic diagram, PCB design procedure are following:
The first step is at first finished hardware elementary diagram according to the mode of following Fig. 1 block diagram, and wherein R [4:1] all selects 0 ohm; Be encapsulated as 0402, precision is 1% resistance, if purchasing power and welding productive capacity are arranged; Encapsulation can select 0201, even littler, promptly under the situation of buying and the permission of welding productive capacity; Select little encapsulation as far as possible 0 ohm, the resistance of precision 1%.
Second step, with the as close as possible corresponding pin that is connected with Redriver IC of R [4:1], and guarantee between the corresponding pin of R [4:1] with Redriver IC to be connected network short as far as possible, promptly descend redness and blue line segment among Fig. 1 on PCB, to connect up short as far as possible.
If signal a little less than, need to use redriver, then implement as follows:
The first step is removed the R [4:1] among Fig. 1;
In second step, Redriver IC burn-ons.
General Redriver IC size is all smaller, and the pin pin is closeer, and artificial rework is than the rework difficulty of scheme two.
If signal ok perhaps uses Redriver IC that problem is arranged, do not use Redriver IC, then implement as follows:
The first step: remove Redriver IC;
Second step, the R that burn-ons [4:1].
Second kind of technical scheme such as Fig. 2, particular hardware schematic diagram, PCB design procedure are following:
The first step is at first finished hardware elementary diagram according to the mode of following Fig. 2 figure, and wherein R [8:1] all selects 0 ohm; Be encapsulated as 0402, precision is 1% resistance, if purchasing power and welding productive capacity are arranged; Encapsulation can select 0201, even littler, promptly under the situation of buying and the permission of welding productive capacity; Select little encapsulation as far as possible 0 ohm, the resistance of precision 1%.
Second step; With the R3 among Fig. 2, R4, R7, corresponding pin that R8 is as close as possible to be connected with Redriver IC; And guarantee between R3, the corresponding pin of R4 with Redriver IC to be connected network short as far as possible, the redness and the blue line segment that promptly descend R3 among Fig. 2, R4, R7, R8 to link to each other with Redriver IC connect up short as far as possible on PCB.
The 3rd step, the as close as possible R3 of the R1 among Fig. 2 is put, guarantee R1; Red and blue line segment between R3 connects up short as far as possible on PCB, can two pin that R1 is connected with R3 be stacked pad R2 and R4 on PCB; R5 and R7, R6 does identical designing treatment with R8.
If signal a little less than, need to use redriver, then implement as follows:
Redriver IC is in always and is welded on pcb board,
The first step is removed R1, R2, R5, R6;
In second step, burn-on and R3 R4, R7, R8.
If signal ok perhaps uses Redriver IC that problem is arranged, do not use Redriver IC, then implement as follows:
The first step is removed R3, R4, R7, R8;
Second step, the R1 that burn-ons, R2, R5, R6.
Summary, the practical implementation step that contrasts as above scheme one and scheme two can find out that scheme one is when the debugging contrast is used Redriver and do not used the signal difference of Redriver; Need weld and remove Redriver IC back and forth, general Redriver IC size is all smaller, and the pin pin is closeer; Only rework resistance difficulty is many than scheme two for artificial rework, and scheme two is all to weld Redriver IC always, in volume production, can increase cost; But can confirm the good redriver that whether needs on earth in the debug phase through scheme two; If do not need redriver, then in volume production, do not weld redriver, use redriver if desired; Redriver got final product on then acquiescence was welded in volume production; Which kind of scheme the comprehensively description of two kinds of method relative merits in " utility model content " can select according to following method: the preferential selection scheme two if scheme two connects up not difficult, otherwise selection scheme one on PCB.
Claims (4)
1. a high-speed signal circuit proving installation that adopts Redriver is characterized in that: comprise resistance R 1, R2, R3, R4 and Redriver chip;
After said resistance R 1 is connected with R2 series connection, R3 and R4, parallelly connected with the Redriver chip.
2. proving installation as claimed in claim 1 is characterized in that: said resistance adopts 0 ohm, is encapsulated as 0402, and precision is 1% resistance.
3. a high-speed signal circuit proving installation that adopts Redriver is characterized in that: comprise resistance R 1, R2, R3, R4, R5, R6, R7, R8 and Redriver chip;
4 ports of said Redriver chip respectively with R3, R4, R7, R8 connect, said resistance R 1 is parallelly connected with R3 and R4 with R2 series connection back, and is parallelly connected with R7 and R8 after said resistance R 5 and R6 connect.
4. proving installation as claimed in claim 3 is characterized in that: said resistance adopts 0 ohm, is encapsulated as 0402, and precision is 1% resistance.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2011202594078U CN202153253U (en) | 2011-07-21 | 2011-07-21 | High speed signal circuit testing device adopting Red driver |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2011202594078U CN202153253U (en) | 2011-07-21 | 2011-07-21 | High speed signal circuit testing device adopting Red driver |
Publications (1)
Publication Number | Publication Date |
---|---|
CN202153253U true CN202153253U (en) | 2012-02-29 |
Family
ID=45693748
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2011202594078U Expired - Lifetime CN202153253U (en) | 2011-07-21 | 2011-07-21 | High speed signal circuit testing device adopting Red driver |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN202153253U (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106484576A (en) * | 2016-10-11 | 2017-03-08 | 郑州云海信息技术有限公司 | A kind of appraisal procedure of link, pcb board and system |
CN107426923A (en) * | 2017-07-27 | 2017-12-01 | 上海斐讯数据通信技术有限公司 | A kind of printed circuit board (PCB) and its radio frequency test method |
-
2011
- 2011-07-21 CN CN2011202594078U patent/CN202153253U/en not_active Expired - Lifetime
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106484576A (en) * | 2016-10-11 | 2017-03-08 | 郑州云海信息技术有限公司 | A kind of appraisal procedure of link, pcb board and system |
CN107426923A (en) * | 2017-07-27 | 2017-12-01 | 上海斐讯数据通信技术有限公司 | A kind of printed circuit board (PCB) and its radio frequency test method |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN204495961U (en) | A kind of aging board chip testing plate | |
CN103412810B (en) | A kind of system in package chip and method of testing that can testing inner signal | |
CN202153253U (en) | High speed signal circuit testing device adopting Red driver | |
CN104618141A (en) | Dual-network switching device based on FPGA (field programmable gate array) and dual-network switching method thereof | |
CN101799517A (en) | Sealing chip and sealing chip testing system | |
CN103472386A (en) | Chip testing device and method based on FPGA | |
CN103631738A (en) | Off-chip configuration and readback FPGA device | |
CN101893685A (en) | Debugging device | |
CN203502534U (en) | Circuit fault simulation device for automobile engine management system | |
CN103281144A (en) | Method for testing wireless performance of wireless product | |
CN104765931B (en) | a kind of PCB design method and system | |
CN201303460Y (en) | Base plate structure | |
CN102693337B (en) | Method for designing memory device compatible with 8-bit and 16-bit memory chips | |
CN205139898U (en) | Thing networking hardware development board | |
CN205195324U (en) | Usb power output module | |
CN103630829A (en) | Configuration method for wiring resource fault detection | |
CN203455435U (en) | Open-circuit and short-circuit testing device for single-sided printed circuit board | |
CN202794426U (en) | Tin connection testing device of plug connector pin | |
CN203027591U (en) | PCB board | |
CN202857140U (en) | Universal pad structure for printed circuit board | |
CN202565574U (en) | Dual-selection printed circuit board (PCB) package | |
CN202059684U (en) | Circuit board using solder paste as jumper element | |
CN201741143U (en) | Can bus digital interference injection circuit | |
CN102128956B (en) | Connecting plate for test socket | |
CN214850451U (en) | Circuit board for testing TSS diodes in batches |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CX01 | Expiry of patent term | ||
CX01 | Expiry of patent term |
Granted publication date: 20120229 |