CAN bus digital interference injection circuit
Affiliated technical field:
The utility model relates to a kind of CAN of being used for (Controller Area Network controller local area network) bus test process and produces digital interference and logic error, is used for investigating the digital interference injection circuit of CAN bus node or the working condition of CAN bus system under digital interference and logic error situation.
Background technology:
The CAN bus is because its high-performance and reliability are widely used in aspects such as industrial automation, boats and ships, Medical Devices.Especially at vehicle electric field, the CAN bus often is used as in the power system network directly related with safety, and is therefore, particularly important for the testing authentication work of CAN bus system and CAN bus node.For reliability and the working condition under the logic error situation of various CAN bus standard defineds of testing, verify designed CAN bus system or CAN bus node, need a kind of CAN bus digital interference injection circuit of design to be used for that the CAN bus is injected configurable Digital Logic and disturb.
Summary of the invention:
In order to realize simulation to the various logic error condition of CAN bus standard defined, the utility model has designed a kind of CAN bus digital interference injection circuit (as Fig. 1), by the series connection of a pair of triode and the injection of the various Digital Logic of CAN bus being disturbed with the realization in parallel of CAN transceiver CAN_H and CAN_L.
A pair of NPN and PNP triode are directly connected on the 2.5V power supply the emitter of pipe, and the collector of NPN triode and PNP triode is connected with the CAN_L pin with the CAN_H pin of CAN transceiver respectively, the conducting by base stage level control triode with close.
TXD pin by the CAN transceiver and two triodes are realized the CAN bus is forced to write logic " height ", logic " low " and the CAN bus is presented high-impedance state to the combination of pipe base stage logic level height.
Description of drawings:
Accompanying drawing 1 is a CAN bus digital interference injection circuit schematic diagram, wherein 1. is the CAN transceiver, and CAN_H and CAN_L are respectively two signal wires of CAN bus, and Q1 and Q2 are respectively a pair of NPN and PNP triode.
Embodiment:
Circuit theory diagrams of the present utility model as shown in Figure 1, Q1, Q2 are that a pair of triode of NPN and PNP that is respectively is to pipe among the figure, their emitter directly links to each other and links to each other with the 2.5V power supply, the collector of Q1 and Q2 respectively with the CAN_H pin and the parallel connection of CAN_L pin of CAN transceiver, insert CAN_H and CAN_L line in the CAN network after the parallel connection respectively, by combination, the CAN bus is forced to write logic " height " and logic " low " or the CAN bus is presented " high resistant " state the high low value of logic level of the TXD pin of CAN transceiver and Q1, Q2 base stage.