CN201741143U - Can bus digital interference injection circuit - Google Patents

Can bus digital interference injection circuit Download PDF

Info

Publication number
CN201741143U
CN201741143U CN201020126061XU CN201020126061U CN201741143U CN 201741143 U CN201741143 U CN 201741143U CN 201020126061X U CN201020126061X U CN 201020126061XU CN 201020126061 U CN201020126061 U CN 201020126061U CN 201741143 U CN201741143 U CN 201741143U
Authority
CN
China
Prior art keywords
bus
logic
npn
transceiver
digital interference
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201020126061XU
Other languages
Chinese (zh)
Inventor
吴宝红
莫莽
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SHANGHAI GUTAI TECHNOLOGY Co Ltd
Original Assignee
SHANGHAI GUTAI TECHNOLOGY Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SHANGHAI GUTAI TECHNOLOGY Co Ltd filed Critical SHANGHAI GUTAI TECHNOLOGY Co Ltd
Priority to CN201020126061XU priority Critical patent/CN201741143U/en
Application granted granted Critical
Publication of CN201741143U publication Critical patent/CN201741143U/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Small-Scale Networks (AREA)

Abstract

The utility model discloses a CAN bus digital interference injection circuit for realizing simulating of various logical error states stated by the CAN bus standard. The circuit is directly connected to 2.5V through the emitters of NPN and PNP triodes, the collectors of the NPN and PNP triodes are parallelly connected with the CAN-H and CAN-L of a CAV transceiver respectively and then are connected into the CAN-H and CAN-L lines in a CAN network, through the high-low logic level combination of the TXD pin of the CAV transceiver and the bases of the two triodes, logic 'high' or logic 'low' is forcibly written into a CAN bus or the whole bus is led to be at the high resistance state, thus realizing injection of various digital logic interferences of the CAN bus.

Description

CAN bus digital interference injection circuit
Affiliated technical field:
The utility model relates to a kind of CAN of being used for (Controller Area Network controller local area network) bus test process and produces digital interference and logic error, is used for investigating the digital interference injection circuit of CAN bus node or the working condition of CAN bus system under digital interference and logic error situation.
Background technology:
The CAN bus is because its high-performance and reliability are widely used in aspects such as industrial automation, boats and ships, Medical Devices.Especially at vehicle electric field, the CAN bus often is used as in the power system network directly related with safety, and is therefore, particularly important for the testing authentication work of CAN bus system and CAN bus node.For reliability and the working condition under the logic error situation of various CAN bus standard defineds of testing, verify designed CAN bus system or CAN bus node, need a kind of CAN bus digital interference injection circuit of design to be used for that the CAN bus is injected configurable Digital Logic and disturb.
Summary of the invention:
In order to realize simulation to the various logic error condition of CAN bus standard defined, the utility model has designed a kind of CAN bus digital interference injection circuit (as Fig. 1), by the series connection of a pair of triode and the injection of the various Digital Logic of CAN bus being disturbed with the realization in parallel of CAN transceiver CAN_H and CAN_L.
A pair of NPN and PNP triode are directly connected on the 2.5V power supply the emitter of pipe, and the collector of NPN triode and PNP triode is connected with the CAN_L pin with the CAN_H pin of CAN transceiver respectively, the conducting by base stage level control triode with close.
TXD pin by the CAN transceiver and two triodes are realized the CAN bus is forced to write logic " height ", logic " low " and the CAN bus is presented high-impedance state to the combination of pipe base stage logic level height.
Description of drawings:
Accompanying drawing 1 is a CAN bus digital interference injection circuit schematic diagram, wherein 1. is the CAN transceiver, and CAN_H and CAN_L are respectively two signal wires of CAN bus, and Q1 and Q2 are respectively a pair of NPN and PNP triode.
Embodiment:
Circuit theory diagrams of the present utility model as shown in Figure 1, Q1, Q2 are that a pair of triode of NPN and PNP that is respectively is to pipe among the figure, their emitter directly links to each other and links to each other with the 2.5V power supply, the collector of Q1 and Q2 respectively with the CAN_H pin and the parallel connection of CAN_L pin of CAN transceiver, insert CAN_H and CAN_L line in the CAN network after the parallel connection respectively, by combination, the CAN bus is forced to write logic " height " and logic " low " or the CAN bus is presented " high resistant " state the high low value of logic level of the TXD pin of CAN transceiver and Q1, Q2 base stage.

Claims (1)

1. CAN bus digital interference injection circuit, by a pair of NPN and PNP triode Guan Yuyi CAN transceiver is electrically connected, it is characterized in that: a pair of NPN and PNP triode are directly connected on the 2.5V power supply the emitter of pipe, and the collector of NPN triode and PNP triode is connected with the CAN_L pin with the CAN_H pin of CAN transceiver respectively.
CN201020126061XU 2010-03-09 2010-03-09 Can bus digital interference injection circuit Expired - Fee Related CN201741143U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201020126061XU CN201741143U (en) 2010-03-09 2010-03-09 Can bus digital interference injection circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201020126061XU CN201741143U (en) 2010-03-09 2010-03-09 Can bus digital interference injection circuit

Publications (1)

Publication Number Publication Date
CN201741143U true CN201741143U (en) 2011-02-09

Family

ID=43556420

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201020126061XU Expired - Fee Related CN201741143U (en) 2010-03-09 2010-03-09 Can bus digital interference injection circuit

Country Status (1)

Country Link
CN (1) CN201741143U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102238053A (en) * 2010-05-06 2011-11-09 上海固泰科技有限公司 Controller area network (CAN) bus interference generator

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102238053A (en) * 2010-05-06 2011-11-09 上海固泰科技有限公司 Controller area network (CAN) bus interference generator

Similar Documents

Publication Publication Date Title
CN104063296B (en) Veneer condition detection method in place and device
CN103376400A (en) Chip testing method and chip
CN202548577U (en) A fault injection breadboard capable of simulating a plurality of faults
CN201741143U (en) Can bus digital interference injection circuit
CN202111685U (en) Extensible switch matrix plate
CN204883358U (en) Detection apparatus for SIMATICS7 -300 inputs output module
CN202815143U (en) Short/open-circuit testing circuit for flexible circuit board touch screen IC channel
CN102238053A (en) Controller area network (CAN) bus interference generator
CN102404679B (en) Headset detection circuit and electronic equipment
CN102508452B (en) Fault injection simulation board capable of simulating multiple faults
CN206162513U (en) Device for connecting be used for communication of principal and subordinate's module
CN108965118B (en) DP-to-FF communication gateway and DP-to-FF method
CN103425558B (en) A kind of method realizing the test of board I/O port based on test configurations table
CN205485503U (en) Expanded type digital quantity input and output modules of double -fed converter
CN205608716U (en) Multiunit optical module communication interface switching circuit
CN205017297U (en) Serial port communication's level shifting circuit
CN108173544A (en) A kind of compatible input or the I/O port circuit of output control
CN204442339U (en) A kind of transducer connecting circuit
CN202153253U (en) High speed signal circuit testing device adopting Red driver
CN104516307B (en) A kind of PLC of configurable level signal output mode
CN105677610A (en) Data line for S7-200PLC and I/A Series
CN204065777U (en) Signaling conversion circuit and testing circuit
CN104243256A (en) RS485 bus star-shaped extension device and method
CN202815176U (en) Fault injection simulation circuit
CN202372975U (en) RS485/RS422 serial port converter

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
DD01 Delivery of document by public notice

Addressee: Mo Mang

Document name: Notification to Pay the Fees

C56 Change in the name or address of the patentee
CP02 Change in the address of a patent holder

Address after: 200092 Shanghai city Yangpu District Guokang Road No. 46 Tongji Science and Technology Building Room 406

Patentee after: Shanghai Gutai Technology Co., Ltd.

Address before: 200092 room 510, science and Technology Park, Tongji University, 65 Chifeng Road, Shanghai, Yangpu District

Patentee before: Shanghai Gutai Technology Co., Ltd.

C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20110209

Termination date: 20130309