CN202127418U - Composite network card integrating gigabit Ethernet and ten gigabit Ethernet - Google Patents
Composite network card integrating gigabit Ethernet and ten gigabit Ethernet Download PDFInfo
- Publication number
- CN202127418U CN202127418U CN2011202592848U CN201120259284U CN202127418U CN 202127418 U CN202127418 U CN 202127418U CN 2011202592848 U CN2011202592848 U CN 2011202592848U CN 201120259284 U CN201120259284 U CN 201120259284U CN 202127418 U CN202127418 U CN 202127418U
- Authority
- CN
- China
- Prior art keywords
- sfp
- main control
- control chip
- interface
- network interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Landscapes
- Small-Scale Networks (AREA)
Abstract
The utility model provides a composite network card integrating the gigabit Ethernet and the ten gigabit Ethernet, which comprises a small form-factor pluggable (SFP) interface, an SFP/SFP+multiplex interface, a peripheral component interface express (PCIE) 8x interface, a main control chip, a buffer module and a programmable oscillator. The SFP interface is directly connected with a GTP high-speed interface of the main control chip, the SFP/SFP+multiplex interface is connected with the GTP high-speed interface of the main control chip through a switching module, and the PCIE 8x interface, and the buffer module and the programmable oscillator are directly connected with the main control chip. The composite network card can enable the same network card to work under different working conditions, thereby effectively solving the problem of switching of the network card in usage.
Description
Technical field
The present invention relates to a kind of high speed network interface card, specifically, relate to the compound network interface card of a kind of integrated gigabit and ten thousand mbit ethernets.
Background technology
On present market, general seen all is independent gigabit and ten thousand Broadcoms.But under some occasion, sometimes need gigabit Ethernet needs ten thousand mbit ethernets sometimes, if use independently network interface card or directly two different network interface cards of installation in system, but the space of two network interface cards is not installed by some system; Shutdown system is changed another piece network interface card, does the suitable trouble of meeting like this.For economize on the use of funds with easy to use for the purpose of, need the interface of gigabit and 10,000,000,000 be made on the same compound network interface card.
Summary of the invention
The compound network interface card of a kind of integrated gigabit and ten thousand mbit ethernets is provided for invention for this reason.
The compound network interface card of a kind of integrated gigabit and ten thousand mbit ethernets comprises the SFP interface, SFP/SFP+ multiplex interface, PCIE 8x interface, main control chip, buffer zone module and crystal oscillator able to programme;
Said SFP interface directly is connected with the GTP high-speed interface of main control chip; Said SFP/SFP+ multiplex interface is connected with main control chip GTP high-speed interface through handover module; Said PCIE 8x interface, buffer zone module and crystal oscillator able to programme directly are connected with main control chip.
Preferably; Said main control chip comprises four GTP high-speed interfaces; First three directly is connected with the SFP interface; The 4th GTP high-speed interface is connected with the SFP/SFP+ multiplex interface through handover module, and handover module is connected with ten thousand Broadcom functional chips, and ten thousand Broadcom functional chips are connected with main control chip.
Preferably, said main control chip reads handover module parameters through iic bus, is that SFP or SFP+ decide that to be operated in the gigabit state still be 10,000,000,000 states according to the selected interface of handover module.
Preferably, said buffer zone module comprises independently 2 road QDR+ modules and independently 2 road DDR2 modules, and the QDR2+ module is as the low buffering area that postpones, and the DDR2 module is as big capacity buffering area.
Preferably, after operating state was confirmed gigabit or 10,000,000,000 states, main control chip was controlled the buffering area that crystal oscillator able to programme switches clock frequency and employing through iic bus.
Preferably, said network interface card is confirming by crystal oscillator able to programme system to be reinitialized the completion semaphore lock after the operating state; After the work, main control chip is temporary in buffering area with the message that receives, and the message after will handling is sent to main frame through PCIE 8x interface.
Preferably, the operating state of said network interface card is accomplished semaphore lock and decoding by main control chip when gigabit; The operating state of said network interface card was accomplished semaphore lock at 10,000,000,000 o'clock by said ten thousand Broadcom functional chips, and the signal with low speed is sent on the main control chip then, carried out data decode by main control chip and handled.
Preferably, said QDR+ module adopts the CY7C1515V18-300 of two Cypress companies, and total capacity is 144Mb, and maximum bandwidth is the every road of 9Gb; Said DDR2 module adopts two SODIM slots, and maximum can the support capacity be 8GB.
Preferably, said main control chip is a fpga chip.
Preferably, said ten thousand Broadcom functional chips are the VSC8479 chip.
The invention enables same network interface card can be operated in the different working state, efficiently solve the switching problem in the network interface card application.
Description of drawings
Fig. 1 is a configuration diagram of the present invention.
Embodiment
Compound network interface card is supported one tunnel ten thousand mbit ethernet or four road gigabit Ethernets, utilizes FPGA to realize the different protocol stack.The interface of gigabit Ethernet adopts the SFP interface, and transceiver directly uses the high-speed interface of FPGA to realize.Ten thousand mbit ethernets adopt the SFP+ interface, utilize VSC8479 as deserializer, then data are delivered to FPGA and handle.
The SFP interface overall dimension of the SFP+ interface of ten thousand mbit ethernets and gigabit Ethernet is compatible, so SFP+ is multiplexing on the position of the 4th SFP.This position plug the SFP module then system works under the gigabit Ethernet pattern; If plug the SFP+ module then be operated in ten thousand mbit ethernet patterns.The signal of this multiplexing position is switched by the high speed signal buffer.Pass through the type of the automatic identification module of iic bus and the switching of auto-complete function by the FPGA internal processes.
Shown in figure one, the SFP interface of gigabit Ethernet directly with FPGA on high-speed interface (GTP) link to each other, by the locking and the decoding of FPGA oneself completion signal.The SFP+ interface of ten thousand mbit ethernets links to each other with VSC8479 earlier, realizes locking and the string and the conversion of 10,000,000,000 signals through him, and the signal with low speed is connected on the FPGA then, carries out data processing by FPGA afterwards.SFP+ and the 4th multiplexing slot of SFP and circuit switch through a high-speed buffer.
The QDR2+ module is as the low buffer that postpones of system, and having adopted CY7C1515V18-300 (the multiple replaceable original paper is arranged) total capacity of two Cypress companies is 2M*36bit*2=144Mb.In order to improve the bandwidth of system, two-way QDR2 is fully independently, and theoretical maximum bandwidth is the every road of 9Gb.The power problems of considering FPGA does not use ODT directly to do the terminal coupling onboard.
The DDR2 module has adopted the slot of two SODIM as the big capacity buffer of system, and maximum can the support capacity be 8GB.In order to improve the bandwidth of system, two-way DDR2 is fully independently.The power consumption of considering FPGA does not use ODT directly to do the terminal coupling onboard.
System power on back FPGA read through iic bus on the 4th position the parameter of slotting module decide gigabit pattern or 10,000,000,000 patterns of being operated in.Switch different reference clock frequencies when the later FPGA of mode of operation decision controls crystal oscillator able to programme through another iic bus, switch the connected mode of high-speed buffer, and system is carried out initialization again to accomplish the locking of signal.FPGA need carry out some processing to the message of receiving, intermediate data exists in QDR and the DDR memory.Final result is delivered to main frame through the PCIE bus of 8X.
Claims (10)
1. the compound network interface card of integrated gigabit and ten thousand mbit ethernets is characterized in that: comprise the SFP interface, SFP/SFP+ multiplex interface, PCIE 8x interface, main control chip, buffer zone module and crystal oscillator able to programme;
Said SFP interface directly is connected with the GTP high-speed interface of main control chip; Said SFP/SFP+ multiplex interface is connected with main control chip GTP high-speed interface through handover module; Said PCIE 8x interface, buffer zone module and crystal oscillator able to programme directly are connected with main control chip.
2. compound network interface card as claimed in claim 1; It is characterized in that: said main control chip comprises four GTP high-speed interfaces; First three directly is connected with the SFP interface; The 4th GTP high-speed interface is connected with the SFP/SFP+ multiplex interface through handover module, and handover module is connected with ten thousand Broadcom functional chips, and ten thousand Broadcom functional chips are connected with main control chip.
3. compound network interface card as claimed in claim 1 is characterized in that: said main control chip reads handover module parameters through iic bus, is that SFP or SFP+ decide that to be operated in the gigabit state still be 10,000,000,000 states according to the selected interface of handover module.
4. compound network interface card as claimed in claim 1 is characterized in that: said buffer zone module comprises independently 2 road QDR+ modules and independently 2 road DDR2 modules, and the QDR2+ module is as the low buffering area that postpones, and the DDR2 module is as big capacity buffering area.
5. like claim 3 or 4 described compound network interface cards, it is characterized in that: after operating state was confirmed gigabit or 10,000,000,000 states, main control chip was controlled the buffering area that crystal oscillator able to programme switches clock frequency and employing through iic bus.
6. compound network interface card as claimed in claim 1 is characterized in that: said network interface card is confirming by crystal oscillator able to programme system to be reinitialized the completion semaphore lock after the operating state; After the work, main control chip is temporary in buffering area with the message that receives, and the message after will handling is sent to main frame through PCIE 8x interface.
7. according to claim 1 or claim 2 compound network interface card, it is characterized in that: the operating state of said network interface card is accomplished semaphore lock and decoding by main control chip when gigabit; The operating state of said network interface card was accomplished semaphore lock at 10,000,000,000 o'clock by said ten thousand Broadcom functional chips, and the signal with low speed is sent on the main control chip then, carried out data decode by main control chip and handled.
8. compound network interface card as claimed in claim 4 is characterized in that: said QDR+ module adopts the CY7C1515V18-300 of two Cypress companies, and total capacity is 144Mb, and maximum bandwidth is the every road of 9Gb; Said DDR2 module adopts two SODIM slots, and maximum can the support capacity be 8GB.
9. compound network interface card as claimed in claim 1 is characterized in that: said main control chip is a fpga chip.
10. compound network interface card as claimed in claim 2 is characterized in that: said ten thousand Broadcom functional chips are the VSC8479 chip.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011202592848U CN202127418U (en) | 2011-07-21 | 2011-07-21 | Composite network card integrating gigabit Ethernet and ten gigabit Ethernet |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011202592848U CN202127418U (en) | 2011-07-21 | 2011-07-21 | Composite network card integrating gigabit Ethernet and ten gigabit Ethernet |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN202127418U true CN202127418U (en) | 2012-01-25 |
Family
ID=45490478
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011202592848U Expired - Lifetime CN202127418U (en) | 2011-07-21 | 2011-07-21 | Composite network card integrating gigabit Ethernet and ten gigabit Ethernet |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN202127418U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106375246A (en) * | 2016-08-29 | 2017-02-01 | 武汉电信器件有限公司 | Small form-factor pluggable plus (SFP+) module of 10-GB Ethernet registered jack (RJ) 45 interface |
| CN102801533B (en) * | 2012-07-19 | 2017-12-05 | 曙光信息产业(北京)有限公司 | A kind of compound network interface card of the ether of gigabit 10,000,000,000 and its implementation method |
-
2011
- 2011-07-21 CN CN2011202592848U patent/CN202127418U/en not_active Expired - Lifetime
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102801533B (en) * | 2012-07-19 | 2017-12-05 | 曙光信息产业(北京)有限公司 | A kind of compound network interface card of the ether of gigabit 10,000,000,000 and its implementation method |
| CN106375246A (en) * | 2016-08-29 | 2017-02-01 | 武汉电信器件有限公司 | Small form-factor pluggable plus (SFP+) module of 10-GB Ethernet registered jack (RJ) 45 interface |
| CN106375246B (en) * | 2016-08-29 | 2019-09-27 | 武汉电信器件有限公司 | A kind of reinforced small-sized encapsulated module of ten thousand mbit ethernets RJ45 interface |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102325066A (en) | Compound network card integrated with Gigabit and 10-Gigabit Ethernet | |
| EP2688243B1 (en) | 50 Gb/s ethernet using serializer/deserializer lanes | |
| CN101968642B (en) | Flat machine numerical control system based on field programmable gate array (FPGA) high-speed communication method | |
| CN102279780B (en) | Control system redundancy switching method based on high speed serial communication | |
| CN103823784A (en) | FC-AE-1553 bus controller based on FPGA | |
| CN101719873A (en) | Kilomega virtual network card | |
| CN102751984B (en) | High-speed clock data recovery system realization method and structure using same | |
| CN109962830A (en) | A kind of efficient CAN interface based on FPGA | |
| CN202127418U (en) | Composite network card integrating gigabit Ethernet and ten gigabit Ethernet | |
| CN100524275C (en) | Principal controller pin multiplex circuit and control method thereof | |
| CN114257245A (en) | Multichannel AD acquisition system based on DSP-FPGA | |
| CN101847135B (en) | Series-connected communication system and communication method thereof | |
| CN202713274U (en) | Structure of high speed clock data recovery system | |
| CN204993390U (en) | A two transmission system for data collection station | |
| CN103812566A (en) | Ethernet Small Form Pluggable (SFP) electric module and method for realizing isochronous Ethernet | |
| CN106021172B (en) | A kind of method and device of data communication | |
| CN110888831B (en) | Multi-power domain asynchronous communication device | |
| CN108233991A (en) | A kind of DC carrier wave communication system based on RS485 | |
| CN202453767U (en) | Multi-PCI signal interface main board with peer to peer communication function | |
| CN101505257B (en) | Hardware structure for high speed multi-link loop network system | |
| CN103546485B (en) | Network card for DC600V train power supply device | |
| CN202261300U (en) | Optical module interface conversion circuit and interface conversion board | |
| CN102723943B (en) | A kind of CPLD and realize signal level conversion method | |
| CN208924235U (en) | Processor and network security device | |
| CN103414616A (en) | Ethernet bus-based four-channel optical fiber standard frequency module capable of realizing alternative soft and hard switching |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CX01 | Expiry of patent term |
Granted publication date: 20120125 |
|
| CX01 | Expiry of patent term |