CN201985876U - Two-dimensional chaos circuit and two-dimensional chaos secret communication system thereof - Google Patents
Two-dimensional chaos circuit and two-dimensional chaos secret communication system thereof Download PDFInfo
- Publication number
- CN201985876U CN201985876U CN2011201174500U CN201120117450U CN201985876U CN 201985876 U CN201985876 U CN 201985876U CN 2011201174500 U CN2011201174500 U CN 2011201174500U CN 201120117450 U CN201120117450 U CN 201120117450U CN 201985876 U CN201985876 U CN 201985876U
- Authority
- CN
- China
- Prior art keywords
- resistance
- operational amplifier
- integrated operational
- output
- negative pole
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Amplifiers (AREA)
Abstract
The utility model relates to a two-dimension chaos circuit and a two-dimensional chaos secret communication system thereof. The chaos circuit comprises integrated operational amplifiers A1 and A2, resistors R-R7, and capacitors C1-C4. The chaos secret communication system circuit comprises a transmitting end circuit N1, a communication channel and a receiving end circuit N2. The chaos circuit provided by the utility model is simple, and only provided with the two integrated operational amplifiers, two energy storage elements and part of resistors, and is stable in work; and the secret communication system designed by the utility model is applied to voice analogue signal confidentiality.
Description
Technical field:
The utility model belongs to nonlinear circuit and system, is specifically related to a kind of 2 D chaotic circuit and 2 D chaotic secret signalling thereof.
Background technology:
The different phase of recognizing in-depth research from understanding has been experienced in the development of chaos, but the achievement how application of chaos is studied has become the challenge that 21 century nonlinear science development is faced for human service.The important application of chaos circuit is a chaotic secret communication, because the components and parts of general chaos circuit utilization are more, and debug difficulties, unstable properties etc. are difficult to be applied to secure communication.
Summary of the invention:
The purpose of this utility model is to overcome problems of the prior art and a kind of 2 D chaotic circuit and 2 D chaotic secret signalling thereof of simple in structure, stable performance is provided.
The utility model is realized above-mentioned purpose, and the technical scheme of employing is:
A kind of 2 D chaotic circuit, it is characterized in that: by resistance R 1, R2, R3, R4, R and capacitor C 1, C2 and integrated operational amplifier A1 form the sinusoidal oscillation circuit of chaos circuit, in sinusoidal oscillation circuit, end ground connection and series resistance R1 after capacitor C 1 and resistance R 4 are in parallel, the other end and resistance R are in series, resistance R is connected with the positive pole of integrated operational amplifier A1, resistance R 1 is connected with the negative pole of integrated operational amplifier A1, resistance R is also by series capacitance C2, resistance R 3 is connected with the output H (s) of integrated operational amplifier A1, be connected with an end of resistance R 2 between the negative pole of resistance R 1 and integrated operational amplifier A1, the other end of resistance R 2 also is connected with the output H (s) of integrated operational amplifier A1; By resistance R 5, R6 and integrated operational amplifier A2 form the hysteresis circuit of chaos circuit, export positive and negative saturation voltage H (v), the negative pole of integrated operational amplifier A2 is connected between series capacitance C2 and the resistance R 3, the positive pole of integrated operational amplifier A2 is connected between the output H (s) and resistance R 2 of integrated operational amplifier A1 by resistance R 5, between the positive pole of integrated operational amplifier A2 and resistance R 5, be connected with an end of resistance R 6, the other end of resistance R 6 is connected with the output of integrated operational amplifier A2, between the negative pole of resistance R 1 and integrated operational amplifier A1, be connected with an end of resistance R 7, the other end of resistance R 7 is connected between the output of resistance R 6 and integrated operational amplifier A2, sinusoidal oscillation circuit is connected with the hysteresis circuit in the chaos circuit, resistance R 7 (v) feeds back to hysteresis loop comparator output saturation voltage H sinusoidal oscillation circuit output H (s), slowly regulates since 0
, circuit produces chaos.
A kind of described chaos circuit and the 2 D chaotic secret signalling made, it is characterized in that: chaotic secret communication system is made of the chaotic secret communication circuit, comprises the transmitting terminal circuit
, channel and receiving terminal circuit
At the transmitting terminal circuit
In, end ground connection and series resistance R1 after capacitor C 1 and resistance R 4 are in parallel, the other end is connected with the positive pole of integrated operational amplifier A3, the output of integrated operational amplifier A3 connects its negative pole, an end that also connects resistance R i, the other end of resistance R i is connected with the positive pole of integrated operational amplifier A1, resistance R i is also by series capacitance C2, resistance R 3 is connected with the output H (s) of integrated operational amplifier A1, resistance R 1 is connected with the negative pole of integrated operational amplifier A1, between the negative pole of resistance R 1 and integrated operational amplifier A1, be connected with an end of resistance R 2, the other end of resistance R 2 is connected with the output H (s) of integrated operational amplifier A1, the negative pole of integrated operational amplifier A2 is connected between series capacitance C2 and the resistance R 3, the positive pole of integrated operational amplifier A2 is connected between the output H (s) and resistance R 2 of integrated operational amplifier A1 by resistance R 5, between the positive pole of integrated operational amplifier A2 and resistance R 5, be connected with an end of resistance R 6, the output H of the other end integrated operational amplifier A2 of resistance R 6 (v) is connected, between the negative pole of resistance R 1 and integrated operational amplifier A1, be connected with an end of resistance R 7, the other end of resistance R 7 is connected the output H of resistance R 6 and integrated operational amplifier A2 (v), resistance R i is the positive pole of concatenation operation amplifier A4 also, the output of integrated operational amplifier A4 connects its negative pole, also connect an end of resistance R 8, need coded signal
Be connected to an end of resistance R 9, resistance R 8, the other end of R9 is parallel-connected to the negative pole of integrated operational amplifier A5, the plus earth of integrated operational amplifier A5, one end of resistance R 10 connects the output of integrated operational amplifier A5, resistance R 10 other ends are connected resistance R 8, between the negative pole of R9 and integrated operational amplifier A5, an end that is connected resistance R 11 between the output of resistance R 10 and integrated operational amplifier A5, the other end of resistance R 11 connects the negative pole of integrated operational amplifier A6, the plus earth of integrated operational amplifier A6, one end of resistance R 12 connects the output of integrated operational amplifier A6, the other end of resistance R 12 is connected between the negative pole of resistance R 11 and integrated operational amplifier A6, the positive pole that is connected integrated operational amplifier A7 between the output of resistance R 12 and integrated operational amplifier A6, the output of integrated operational amplifier A7 directly is connected with its negative pole, an end that is connected resistance R i ' between the output of integrated operational amplifier A7 and the negative pole, the other end of resistance R i ' connects capacitor C in parallel 1 and resistance R 4, be connected between the output of integrated operational amplifier A7 and the negative pole and go back connecting channel, by channel output coded signal
Channel is to connect the transmitting terminal circuit
In the output of integrated operational amplifier A7 and its negative pole between and receiving terminal circuit
In resistance R 23 and resistance R ' between lead;
At receiving terminal circuit
In, end ground connection and series resistance R13 after capacitor C 3 and resistance R 16 are in parallel, the other end is connected with the positive pole of integrated operational amplifier A10, the output of integrated operational amplifier A10 connects its negative pole, an end that also connects resistance R o, the other end of resistance R o is connected with the positive pole of integrated operational amplifier A8, resistance R o is also by series capacitance C4, resistance R 15 is connected with the output H (s) ' of integrated operational amplifier A8, resistance R 13 is connected with the negative pole of integrated operational amplifier A8, between the negative pole of resistance R 13 and integrated operational amplifier A8, be connected with an end of resistance R 14, the other end of resistance R 14 is connected with the output H (s) ' of integrated operational amplifier A8, the negative pole of integrated operational amplifier A9 is connected between series capacitance C4 and the resistance R 15, the positive pole of integrated operational amplifier A9 is connected between the output H (s) ' and resistance R 14 of integrated operational amplifier A8 by resistance R 17, between the positive pole of integrated operational amplifier A9 and resistance R 17, be connected with an end of resistance R 18, the output H of the other end operational amplifier A 9 of resistance R 18 (v) ' be connected, between the negative pole of resistance R 13 and integrated operational amplifier A8, be connected with an end of resistance R 19, the other end of resistance R 19 be connected resistance R 18 and integrated operational amplifier A9 output H (v) ' between, resistance R o also connects the positive pole of integrated operational amplifier A11, the output of integrated operational amplifier A11 connects its negative pole, also connect resistance R 20 1 ends, the other end of resistance R 20 connects the negative pole of integrated operational amplifier A12, the plus earth of integrated operational amplifier A12, one end of resistance R 21 connects the output of integrated integrated operational amplifier A12, the other end of resistance R 21 is connected between the negative pole of resistance R 20 and integrated operational amplifier A12, be connected resistance R 22 1 ends between the output of resistance R 21 and integrated operational amplifier A12, need the signal of deciphering
Be connected the resistance R 23 of series connection by channel, between the Ro ', resistance R o ' is connected with resistance R 16 1 ends with the capacitor C 3 of parallel connection, resistance R 22, the be connected in parallel negative pole of integrated operational amplifier A13 of the other end of R23, the plus earth of integrated operational amplifier A13, one end of resistance R 24 connects the output of integrated operational amplifier A13, the other end of resistance R 24 connects resistance R 22, between the negative pole of R23 and integrated operational amplifier A13, an end that is connected resistance R 25 between the output of resistance R 24 and integrated operational amplifier A13, the other end of resistance R 25 connects the negative pole of integrated operational amplifier A14, the plus earth of integrated operational amplifier A14, one end of resistance R 26 connects the output of integrated operational amplifier A14, resistance R 26 other ends connect between the negative pole of resistance R 25 and integrated operational amplifier A14, and the output of integrated operational amplifier A14 also sends out decrypted signal
The beneficial effects of the utility model are: chaos circuit is simple, has only two integrated transporting dischargings, and two energy-storage travelling wave tubes and part resistance constitute, working stability, and the secret signalling of design is applicable to that analog signal such as voice maintains secrecy.
Description of drawings:
Fig. 1 is 2 D chaotic circuit theory diagrams of the present utility model.
Fig. 2 is a 2 D chaotic phasor of the present utility model.
Fig. 3 is chaotic secret communication system circuit theory diagrams of the present utility model.
Fig. 4 is a chaotic secret communication system block diagram of the present utility model.
Fig. 5 is that the ripple signal waveforms is sent out, recorded to chaotic secret communication system of the present utility model when synchronous.
Fig. 6 is that ripple signal phasor is sent out, recorded to chaotic secret communication system of the present utility model when synchronous.
Fig. 7 is that ripple signal phasor is sent out, recorded to chaotic secret communication system of the present utility model when asynchronous.
Embodiment:
As Fig. 1, shown in 2, a kind of 2 D chaotic circuit, it is characterized in that: by resistance R 1, R2, R3, R4, R and capacitor C 1, C2 and integrated operational amplifier A1 form the sinusoidal oscillation circuit of chaos circuit, in sinusoidal oscillation circuit, end ground connection and series resistance R1 after capacitor C 1 and resistance R 4 are in parallel, the other end and resistance R are in series, resistance R is connected with the positive pole of integrated operational amplifier A1, resistance R 1 is connected with the negative pole of integrated operational amplifier A1, resistance R is also by series capacitance C2, resistance R 3 is connected with the output H (s) of integrated operational amplifier A1, be connected with an end of resistance R 2 between the negative pole of resistance R 1 and integrated operational amplifier A1, the other end of resistance R 2 also is connected with the output H (s) of integrated operational amplifier A1; By resistance R 5, R6 and integrated operational amplifier A2 form the hysteresis circuit of chaos circuit, export positive and negative saturation voltage H (v), the negative pole of operational amplifier A 2 is connected between series capacitance C2 and the resistance R 3, the positive pole of operational amplifier A 2 is connected by resistance R 5 and is connected with the output H (s) of integrated operational amplifier A1, between the positive pole of operational amplifier A 2 and resistance R 5, be connected with an end of resistance R 6, the output of the other end operational amplifier A 2 of resistance R 6 is connected, between the negative pole of resistance R 1 and integrated operational amplifier A1, be connected with an end of resistance R 7, the other end of resistance R 7 is connected between the output of resistance R 6 and operational amplifier A 2, sinusoidal oscillation circuit is connected with the hysteresis circuit in the chaos circuit, resistance R 7 (v) feeds back to hysteresis loop comparator output saturation voltage H sinusoidal oscillation circuit output H (s), slowly regulates since 0
, circuit produces chaos.
Shown in Fig. 3,4,5,6,7, a kind of 2 D chaotic secret signalling of making based on the described 2 D chaotic circuit of claim 1, it is characterized in that: chaotic secret communication system is made of the chaotic secret communication circuit, comprises the transmitting terminal circuit
, channel and receiving terminal circuit
At the transmitting terminal circuit
In, end ground connection and series resistance R1 after capacitor C 1 and resistance R 4 are in parallel, the other end is connected with the positive pole of integrated operational amplifier A3, the output of integrated operational amplifier A3 connects its negative pole, an end that also connects resistance R i, the other end of resistance R i is connected with the positive pole of integrated operational amplifier A1, resistance R i is also by series capacitance C2, resistance R 3 is connected with the output H (s) of integrated operational amplifier A1, resistance R 1 is connected with the negative pole of integrated operational amplifier A1, between the negative pole of resistance R 1 and integrated operational amplifier A1, be connected with an end of resistance R 2, the other end of resistance R 2 is connected with the output H (s) of integrated operational amplifier A1, the negative pole of integrated operational amplifier A2 is connected between series capacitance C2 and the resistance R 3, the positive pole of integrated operational amplifier A2 is connected between the output H (s) and resistance R 2 of integrated operational amplifier A1 by resistance R 5, between the positive pole of integrated operational amplifier A2 and resistance R 5, be connected with an end of resistance R 6, the output H of the other end integrated operational amplifier A2 of resistance R 6 (v) is connected, between the negative pole of resistance R 1 and integrated operational amplifier A1, be connected with an end of resistance R 7, the other end of resistance R 7 is connected the output H of resistance R 6 and integrated operational amplifier A2 (v), resistance R i is the positive pole of concatenation operation amplifier A4 also, the output of integrated operational amplifier A4 connects its negative pole, also connect an end of resistance R 8, need coded signal
Be connected to an end of resistance R 9, resistance R 8, the other end of R9 is parallel-connected to the negative pole of integrated operational amplifier A5, the plus earth of integrated operational amplifier A5, one end of resistance R 10 connects the output of integrated operational amplifier A5, resistance R 10 other ends are connected resistance R 8, between the negative pole of R9 and integrated operational amplifier A5, an end that is connected resistance R 11 between the output of resistance R 10 and integrated operational amplifier A5, the other end of resistance R 11 connects the negative pole of integrated operational amplifier A6, the plus earth of integrated operational amplifier A6, one end of resistance R 12 connects the output of integrated operational amplifier A6, the other end of resistance R 12 is connected between the negative pole of resistance R 11 and integrated operational amplifier A6, the positive pole that is connected integrated operational amplifier A7 between the output of resistance R 12 and integrated operational amplifier A6, the output of integrated operational amplifier A7 directly is connected with its negative pole, an end that is connected resistance R i ' between the output of integrated operational amplifier A7 and the negative pole, the other end of resistance R i ' connects capacitor C in parallel 1 and resistance R 4, be connected between the output of integrated operational amplifier A7 and the negative pole and go back connecting channel, by channel output coded signal
Channel is to connect the transmitting terminal circuit
In the output of integrated operational amplifier A7 and its negative pole between and receiving terminal circuit
In resistance R 23 and resistance R ' between lead;
At receiving terminal circuit
In, end ground connection and series resistance R13 after capacitor C 3 and resistance R 16 are in parallel, the other end is connected with the positive pole of integrated operational amplifier A10, the output of integrated operational amplifier A10 connects its negative pole, an end that also connects resistance R o, the other end of resistance R o is connected with the positive pole of integrated operational amplifier A8, resistance R o is also by series capacitance C4, resistance R 15 is connected with the output H (s) ' of integrated operational amplifier A8, resistance R 13 is connected with the negative pole of integrated operational amplifier A8, between the negative pole of resistance R 13 and integrated operational amplifier A8, be connected with an end of resistance R 14, the other end of resistance R 14 is connected with the output H (s) ' of integrated operational amplifier A8, the negative pole of integrated operational amplifier A9 is connected between series capacitance C4 and the resistance R 15, the positive pole of integrated operational amplifier A9 is connected between the output H (s) ' and resistance R 14 of integrated operational amplifier A8 by resistance R 17, between the positive pole of integrated operational amplifier A9 and resistance R 17, be connected with an end of resistance R 18, the output H of the other end operational amplifier A 9 of resistance R 18 (v) ' be connected, between the negative pole of resistance R 13 and integrated operational amplifier A8, be connected with an end of resistance R 19, the other end of resistance R 19 be connected resistance R 18 and integrated operational amplifier A9 output H (v) ' between, resistance R o also connects the positive pole of integrated operational amplifier A11, the output of integrated operational amplifier A11 connects its negative pole, also connect resistance R 20 1 ends, the other end of resistance R 20 connects the negative pole of integrated operational amplifier A12, the plus earth of integrated operational amplifier A12, one end of resistance R 21 connects the output of integrated integrated operational amplifier A12, the other end of resistance R 21 is connected between the negative pole of resistance R 20 and integrated operational amplifier A12, be connected resistance R 22 1 ends between the output of resistance R 21 and integrated operational amplifier A12, need the signal of deciphering
Be connected the resistance R 23 of series connection by channel, between the Ro ', resistance R o ' is connected with resistance R 16 1 ends with the capacitor C 3 of parallel connection, resistance R 22, the be connected in parallel negative pole of integrated operational amplifier A13 of the other end of R23, the plus earth of integrated operational amplifier A13, one end of resistance R 24 connects the output of integrated operational amplifier A13, the other end of resistance R 24 connects resistance R 22, between the negative pole of R23 and integrated operational amplifier A13, an end that is connected resistance R 25 between the output of resistance R 24 and integrated operational amplifier A13, the other end of resistance R 25 connects the negative pole of integrated operational amplifier A14, the plus earth of integrated operational amplifier A14, one end of resistance R 26 connects the output of integrated operational amplifier A14, resistance R 26 other ends connect between the negative pole of resistance R 25 and integrated operational amplifier A14, and the output of integrated operational amplifier A14 also sends out decrypted signal
Chaos circuit comprises integrated transporting discharging A1, A2, resistance R, R1, R2, R3, R4, R5, R6, R7, capacitor C 1, C2, C3, C4.
The chaotic secret communication system circuit is by the transmitting terminal circuit
, channel, receiving terminal circuit
Three parts are formed.
Above-mentioned chaos circuit, chaotic secret communication system have following feature:
(1) resistance R 1, R2, R3, R4, R in the chaos circuit, capacitor C 1, C2, integrated transporting discharging A1 forms sinusoidal oscillation circuit.
(2) the hysteresis circuit that resistance R 5, R6, integrated transporting discharging A2 form in the chaos circuit is exported positive and negative saturation voltage H (v).
(3) sinusoidal oscillation circuit is connected with the hysteresis circuit in the chaos circuit, and resistance R 7 (v) feeds back to hysteresis loop comparator output saturation voltage H sinusoidal oscillation circuit output H (s), slowly regulates since 0
, circuit produces chaos.
(4) transmitting terminal circuit in the secret signalling
Signal between capacitor C 1, the C2 is to transmit mutually, be two-way transmission, with the transmission of this both direction signal separately, realize that the method for this circuit design purpose is to use two the opposite voltage followers of direction and the resistance that equates with former resistance R of connecting separately.For circuit is implemented control, at the transmitting terminal circuit
Signal for coupling direction right-to-left, the voltage follower that access is made of integrated transporting discharging A4, at voltage follower output back series connection two-stage sign-changing amplifier, change the one-level reverser into one-level reverse summing amplifier, be that resistance R 8, R9, R10, integrated transporting discharging A5 constitute anti-phase adder, resistance R 11, R12, integrated transporting discharging A6 constitute inverter.The external signal of need to be keep secret, i.e. the information that tendency to develop is sent inserts resistance R 9, thereby has realized the encryption of chaos circuit to information.
(6) receiving terminal circuit
Signal between capacitor C 3, the C4 is to transmit mutually, be two-way transmission, with the transmission of this both direction signal separately, realize that the method for this circuit design purpose is to use two the opposite voltage followers of direction and the resistance that equates with former resistance R of connecting separately.Signal for coupling direction right-to-left, the voltage follower that access is made of integrated transporting discharging A11, at voltage follower output back series connection two-stage sign-changing amplifier, change the secondary reverser into secondary reverse summing amplifier, be that resistance R 20, R21, integrated transporting discharging A12 constitute inverter, resistance R 22, R23, R24, integrated transporting discharging A13 constitute anti-phase adder.The external signal that needs demodulation, i.e. the information of desire modulation inserts resistance R 24, thereby has realized the deciphering of chaos circuit to information.
The 2 D chaotic circuit theory: be made up of two parts as shown in Figure 1, left-half is a sinusoidal oscillation circuit; Right half part is the hysteresis circuit, and the output voltage of right half part hysteresis circuit is
, the threshold voltage of in-phase end is
, so the voltage ratio of hysteresis circuit inverting input
When also little, the hysteresis circuit is output as
, the voltage ratio of hysteresis circuit inverting input
When also big, the hysteresis circuit is output as
, the variation of inverting input level causes the output switch level of hysteresis circuit
, circuit can chaos, is actually the sinusoidal oscillation circuit of exporting to that circuit changes into the voltage on capacitor C 1 and the resistance R in the hysteresis circuit.
According to Fig. 1, establish capacitor C 1 and be for voltage
, capacitor C 2 voltages are
, C1=C2=C, the voltage of resistance R is
, two integrated transporting dischargings are desirable, hysteresis loop comparator be output as H (v), according to the KCL of circuit, the KVL law, the available systems equation is
Wherein
,
The threshold value of hysteresis loop comparator
By changing
,
,
Resistance, thereby change threshold voltage
,, slowly regulate since 0 in order to make the smooth starting of oscillation of system
System produces chaos.
Chaos circuit circuit element when design takes off row parameters R 1=1.8K
, C1=C2=1nF, R=0.05K
, R3=R4=3K
, R2=3.9K
, R5=3.3K
, R6=19.6K
, R7=46.8K
Computer Simulation obtains the 2 D chaotic system mutually as shown in Figure 2.
Design of chaotic secure communication system: make up secret signalling transmitting terminal circuit, circuitous resistance R shown in Figure 1, it connects series capacitance C2, resistance R 3 circuit on shunt capacitance C1, resistance R 4 circuit and the right on the left side, and actual is the both sides capacitance voltages
With
Coupling path, the signal at resistance R two ends is to transmit mutually, be two-way transmission, with the transmission of this both direction signal separately, realize that the method for this circuit design purpose is to use two the opposite voltage followers of direction and the resistance that equates with former resistance R of connecting separately.As shown in Figure 3, for circuit is implemented control, at the transmitting terminal circuit
, for coupling direction signal from left to right, insert the voltage follower that constitutes by integrated transporting discharging A3, send to capacitor C 2, resistance R 3 circuit of the right series connection by resistance R i; Signal for coupling direction right-to-left, the voltage follower that access is made of integrated transporting discharging A4, at voltage follower output back series connection two-stage sign-changing amplifier, and change the one-level reverser into one-level reverse adder, as shown in Figure 3, promptly resistance R 8, R9, R10, integrated transporting discharging A5 constitute anti-phase adder, and resistance R 11, R12, integrated transporting discharging A6 constitute inverter, the external signal of need to be keep secret, i.e. the information that tendency to develop is sent
, insert resistance R 9, realize the encryption of chaos circuit by anti-phase adder to information, anti-phase adder output inserts the voltage follower that integrated transporting discharging A7 constitutes, integrated transporting discharging A7 output output encrypted message
,
Send to the electric capacity of left side parallel connection on the one hand by resistance R i '
, resistance
Circuit sends to receiving terminal circuit by channel in addition
, the transmitting terminal circuit
Design.
Receiving terminal circuit
Structure is as the transmitting terminal circuit
Similar, make up receiving terminal circuit by circuit shown in Figure 1, two voltage followers that service orientation is opposite and the resistance that equates with former resistance R of connecting separately make the voltage of both sides capacitor C 3, C4
With
Coupling path separately.As shown in Figure 3,, insert the voltage follower that constitutes by integrated transporting discharging A10, send to capacitor C 4, resistance R 15 circuit of the right series connection by resistance R o for coupling direction signal from left to right; The voltage follower that constitutes by integrated transporting discharging A11 for coupling direction right-to-left, at its output back series connection two-stage reverser, and change the secondary reverser into secondary reverse adder, as shown in Figure 3, be that resistance R 20, R21, integrated transporting discharging A12 constitute inverter, resistance R 22, R23, R24, integrated transporting discharging A13 constitute anti-phase adder.The external signal that needs demodulation
, promptly desire the information of the system of separating
, insert resistance R 24, by anti-phase adder cancellation chaotic signal, keep anti-phase information
, resistance R 25, R26, integrated transporting discharging A14 constitute inverter, anti-phase information
Phase place returns to original phase place, output
Thereby, realized the deciphering of chaos circuit to information.Send to the coded signal of receiving terminal circuit in addition by channel
, pass through Ro ' and send to capacitor C 3, resistance R 16 circuit in parallel.Receiving terminal circuit
Design.
As shown in Figure 3, two identical chaos circuits of circuit parameter are coupled together by channel, constituted the synchronous of two chaos circuits, modulation signal that the desire of transmitting terminal sends and chaotic signal superposition are together, has chaos randomness, the listener-in have only his receiving circuit parameter and transmitting terminal circuit parameter when identical could be with it synchronously and intercept useful signal, this has certain degree of difficulty technically, the basic principle of the 2 D chaotic circuit secret signalling of the utility model design that Here it is.
Secret signalling circuit element when design takes off columns: R1=R14=1.8K
, C1=C2=C3=C4=1nF, Ri=Ri '=Ro=Ro '=0.05K
, R3=R4=R15=R16=3K
, R2=R14=3.9K
, R5=R17=3.3K
, R6=R18=19.6K
, R7=R19=46.8K
, R8=R9=R10=R11=R12=R20=R21=R22=R23=R24=R25=R26=10K
Claims (2)
1. 2 D chaotic circuit, it is characterized in that: by resistance R 1, R2, R3, R4, R and capacitor C 1, C2 and integrated operational amplifier A1 form the sinusoidal oscillation circuit of chaos circuit, in sinusoidal oscillation circuit, end ground connection and series resistance R1 after capacitor C 1 and resistance R 4 are in parallel, the other end and resistance R are in series, resistance R is connected with the positive pole of integrated operational amplifier A1, resistance R 1 is connected with the negative pole of integrated operational amplifier A1, resistance R is also by series capacitance C2, resistance R 3 is connected with the output H (s) of integrated operational amplifier A1, be connected with an end of resistance R 2 between the negative pole of resistance R 1 and integrated operational amplifier A1, the other end of resistance R 2 also is connected with the output H (s) of integrated operational amplifier A1; By resistance R 5, R6 and integrated operational amplifier A2 form the hysteresis circuit of chaos circuit, export positive and negative saturation voltage H (v), the negative pole of operational amplifier A 2 is connected between series capacitance C2 and the resistance R 3, the positive pole of operational amplifier A 2 is connected by resistance R 5 and is connected with the output H (s) of integrated operational amplifier A1, between the positive pole of operational amplifier A 2 and resistance R 5, be connected with an end of resistance R 6, the output of the other end operational amplifier A 2 of resistance R 6 is connected, between the negative pole of resistance R 1 and integrated operational amplifier A1, be connected with an end of resistance R 7, the other end of resistance R 7 is connected between the output of resistance R 6 and operational amplifier A 2, sinusoidal oscillation circuit is connected with the hysteresis circuit in the chaos circuit, resistance R 7 (v) feeds back to hysteresis loop comparator output saturation voltage H sinusoidal oscillation circuit output H (s), slowly regulates since 0
, circuit produces chaos.
2. 2 D chaotic secret signalling of making based on the described 2 D chaotic circuit of claim 1, it is characterized in that: chaotic secret communication system is made of the chaotic secret communication circuit, comprises the transmitting terminal circuit
, channel and receiving terminal circuit
,
At the transmitting terminal circuit
In, end ground connection and series resistance R1 after capacitor C 1 and resistance R 4 are in parallel, the other end is connected with the positive pole of integrated operational amplifier A3, the output of integrated operational amplifier A3 connects its negative pole, an end that also connects resistance R i, the other end of resistance R i is connected with the positive pole of integrated operational amplifier A1, resistance R i is also by series capacitance C2, resistance R 3 is connected with the output H (s) of integrated operational amplifier A1, resistance R 1 is connected with the negative pole of integrated operational amplifier A1, between the negative pole of resistance R 1 and integrated operational amplifier A1, be connected with an end of resistance R 2, the other end of resistance R 2 also is connected with the output H (s) of integrated operational amplifier A1, the negative pole of integrated operational amplifier A2 is connected between series capacitance C2 and the resistance R 3, the positive pole of integrated operational amplifier A2 is connected by resistance R 5 and is connected with the output H (s) of integrated operational amplifier A1, between the positive pole of integrated operational amplifier A2 and resistance R 5, be connected with an end of resistance R 6, the output H of the other end integrated operational amplifier A2 of resistance R 6 (v) is connected, between the negative pole of resistance R 1 and integrated operational amplifier A1, be connected with an end of resistance R 7, the other end of resistance R 7 is connected the output H of resistance R 6 and integrated operational amplifier A2 (v), resistance R i is the positive pole of concatenation operation amplifier A4 also, the output of integrated operational amplifier A4 connects its negative pole, also connect an end of resistance R 8, need coded signal
Be connected to an end of resistance R 9, resistance R 8, the other end of R9 is parallel-connected to the negative pole of integrated operational amplifier A5, the plus earth of integrated operational amplifier A5, one end of resistance R 10 connects the output of integrated operational amplifier A5, resistance R 10 other ends are connected resistance R 8, between the negative pole of R9 and integrated operational amplifier A5, an end that is connected resistance R 11 between the output of resistance R 10 and integrated operational amplifier A5, the other end of resistance R 11 connects the negative pole of integrated operational amplifier A6, the plus earth of integrated operational amplifier A6, one end of resistance R 12 connects the output of integrated operational amplifier A6, the other end of resistance R 12 is connected between the negative pole of resistance R 11 and integrated operational amplifier A6, the positive pole that is connected integrated operational amplifier A7 between the output of resistance R 12 and integrated operational amplifier A6, directly be connected between the output of integrated operational amplifier A7 and the negative pole, an end that is connected resistance R i between the output of integrated operational amplifier A7 and the negative pole, the other end of resistance R i ' connects capacitor C in parallel 1 and resistance R 4, be connected between the output of integrated operational amplifier A7 and the negative pole and go back connecting channel, by channel output coded signal
Channel is to connect the transmitting terminal circuit
Between the output of integrated operational amplifier A7 and the negative pole and receiving terminal circuit
Resistance R 23 and resistance R ' between lead;
At receiving terminal circuit
In, end ground connection and series resistance R13 after capacitor C 3 and resistance R 16 are in parallel, the other end is connected with the positive pole of integrated operational amplifier A10, the output of integrated operational amplifier A10 connects its negative pole, an end that also connects resistance R o, the other end of resistance R o is connected with the positive pole of integrated operational amplifier A8, resistance R o is also by series capacitance C4, resistance R 15 is connected with the output H (s) ' of integrated operational amplifier A8, resistance R 13 is connected with the negative pole of integrated operational amplifier A8, between the negative pole of resistance R 13 and integrated operational amplifier A8, be connected with an end of resistance R 14, the other end of resistance R 14 also is connected with the output H (s) ' of integrated operational amplifier A8, the negative pole of integrated operational amplifier A9 is connected between series capacitance C4 and the resistance R 15, the positive pole of integrated operational amplifier A9 is connected by resistance R 17 and is connected with the output H (s) of integrated operational amplifier A8, between the positive pole of integrated operational amplifier A9 and resistance R 17, be connected with an end of resistance R 18, the output of the other end operational amplifier A 9 of resistance R 18 is connected, between the negative pole of resistance R 13 and integrated operational amplifier A8, be connected with an end of resistance R 19, the other end of resistance R 19 be connected resistance R 18 and integrated operational amplifier A9 output H (v) ' between, resistance R o is the positive pole of concatenation operation amplifier A11 also, the output of integrated operational amplifier A11 connects its negative pole, also connect resistance R 20 1 ends, the other end of resistance R 20 connects the negative pole of integrated operational amplifier A12, the plus earth of integrated operational amplifier A12, one end of resistance R 21 connects the output of integrated operational amplifier A12, the other end of resistance R 21 connects between the negative pole of resistance R 20 and integrated operational amplifier A12, also be connected resistance R 22 1 ends between the output of resistance R 21 and integrated operational amplifier A12, need the signal of deciphering
Be connected the resistance R 23 of series connection by channel, between the Ro ', resistance R o ' is connected with resistance R 16 1 ends with the capacitor C 3 of parallel connection, resistance R 22, the be connected in parallel negative pole of integrated operational amplifier A13 of the other end of R23, the plus earth of integrated operational amplifier A13, one end of resistance R 24 connects the output of integrated operational amplifier A13, the other end of resistance R 24 connects resistance R 22, between the negative pole of R23 and integrated operational amplifier A13, an end that is connected resistance R 25 between the output of resistance R 24 and integrated operational amplifier A13, the other end of resistance R 25 connects the negative pole of integrated operational amplifier A14, the plus earth of integrated operational amplifier A14, one end of resistance R 26 connects the output of integrated operational amplifier A14, resistance R 26 other ends connect between the negative pole of resistance R 25 and integrated operational amplifier A14, and the output of integrated operational amplifier A14 also sends out decrypted signal
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011201174500U CN201985876U (en) | 2011-04-20 | 2011-04-20 | Two-dimensional chaos circuit and two-dimensional chaos secret communication system thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011201174500U CN201985876U (en) | 2011-04-20 | 2011-04-20 | Two-dimensional chaos circuit and two-dimensional chaos secret communication system thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN201985876U true CN201985876U (en) | 2011-09-21 |
Family
ID=44613326
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011201174500U Expired - Fee Related CN201985876U (en) | 2011-04-20 | 2011-04-20 | Two-dimensional chaos circuit and two-dimensional chaos secret communication system thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN201985876U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102142956A (en) * | 2011-04-20 | 2011-08-03 | 河南化工职业学院 | Two-dimensional chaotic circuit and two-dimensional chaotic privacy communication system thereof |
| CN110260987A (en) * | 2019-06-29 | 2019-09-20 | 南京垚鑫电子有限公司 | A kind of intelligent radio transmission temperature sensing device |
-
2011
- 2011-04-20 CN CN2011201174500U patent/CN201985876U/en not_active Expired - Fee Related
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102142956A (en) * | 2011-04-20 | 2011-08-03 | 河南化工职业学院 | Two-dimensional chaotic circuit and two-dimensional chaotic privacy communication system thereof |
| CN110260987A (en) * | 2019-06-29 | 2019-09-20 | 南京垚鑫电子有限公司 | A kind of intelligent radio transmission temperature sensing device |
| CN110260987B (en) * | 2019-06-29 | 2020-11-20 | 南京垚鑫电子有限公司 | Intelligent wireless transmission temperature sensing device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103248473B (en) | A kind of autonomous hyperchaotic system of the four-dimension of Dual-parameter constant-Lyapunov-exfour-dimensional | |
| CN105490801B (en) | Four-dimensional fractional order chaotic system circuit containing memristor | |
| CN107070635B (en) | Four-dimensional fractional order time lag chaotic circuit containing triple magnetic control memristor | |
| CN201985876U (en) | Two-dimensional chaos circuit and two-dimensional chaos secret communication system thereof | |
| CN101355417B (en) | Third-order self-governing chaos system | |
| CN205265706U (en) | Chaos circuit of three -dimensional autonomy transition T of system | |
| CN102142956A (en) | Two-dimensional chaotic circuit and two-dimensional chaotic privacy communication system thereof | |
| CN107302427A (en) | A kind of design method of many wing chaos system circuits of many memristors | |
| CN104980270A (en) | Wireless sensor network secret key management method based on identities | |
| CN112152573B (en) | Conservative system with four clusters of chaotic streams and circuit implementation thereof | |
| CN206807464U (en) | A kind of wing chaos circuit of three-dimensional four containing multi-parameter | |
| CN207706196U (en) | Power line carrier and wireless double mode secure communication device | |
| CN103647435B (en) | A kind of fractional-order chaos circuit that can be used for PWM generator | |
| CN106936564B (en) | Fractional order chaotic circuit containing smooth memristor | |
| CN202949435U (en) | Four-dimensional fractional-order hyperchaotic circuit | |
| CN112422766B (en) | Generalized Sprott-A system with three-dimensional 2 x 1 cluster conservative chaotic stream and circuit implementation thereof | |
| CN112422260B (en) | Construction method of non-Hamilton system with three-dimensional 2 x 2 cluster conservative chaotic stream | |
| Singh et al. | DNA based cryptography: An approach to secure mobile networks | |
| CN112422258B (en) | Construction method of improved Sprott-A system with single cluster of conservative chaotic streams | |
| CN107688736A (en) | A kind of collecting biological feature information and the device of storage | |
| CN207753729U (en) | The voltage-controlled memristor Cai Shi chaos signal generators of five ranks | |
| CN203933653U (en) | A kind of four-dimensional hyperchaotic circuit | |
| CN102739392A (en) | Chen chaotic signal generator | |
| CN207184501U (en) | The secondary class Liu hyperchaotic system analog circuits of the dimension of one kind five | |
| CN105516038A (en) | 2FSK modulator circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20110921 Termination date: 20120420 |