CN201444684U - Multimedia bridge for multi-channel real-time video transmission - Google Patents
Multimedia bridge for multi-channel real-time video transmission Download PDFInfo
- Publication number
- CN201444684U CN201444684U CN 200920027097 CN200920027097U CN201444684U CN 201444684 U CN201444684 U CN 201444684U CN 200920027097 CN200920027097 CN 200920027097 CN 200920027097 U CN200920027097 U CN 200920027097U CN 201444684 U CN201444684 U CN 201444684U
- Authority
- CN
- China
- Prior art keywords
- video
- multimedia bridge
- processing unit
- video processing
- scaler
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Bus Control (AREA)
Abstract
The utility model discloses a multimedia bridge for multi-channel real-time video transmission, which has the advantages of simple structure, low cost, high signal transmission efficiency, reliable performance, and the like. The multimedia bridge adopts the structure that one input terminal thereof is connected with a group of video decoders for receiving digital video, and an output terminal thereof is connected with a system memory; the multimedia bridge comprises a plurality of groups of video processing units in array arrangement, the number of the video processing units is the same as that of the video decoders, and each video decoder is connected with the corresponding video processing unit; each video processing unit comprises a magnifier, each magnifier is connected with a buffer memory, each buffer memory is connected with a DMA controller, the magnifier, the buffer memory and the DMA controller of each video processing unit are respectively connected with the magnifiers, the buffer memories and the DMA controllers of the other video processing units, all the magnifiers and the buffer memories are connected with a parameter setting module, and all the DMA controllers are connected with an arbiter; and each video decoder is also connected with a corresponding controller.
Description
Technical field
The utility model relates to a kind of multimedia bridge for real-time transmission of multi-channel video.
Background technology
In the Video processing industry, adopt SoC chip or DSP at present, the cost height more.DMA efficient is low, is difficult to realize the multi-channel video real-time Transmission.More multichannel expansion need increase extra pci bridge chip, has increased the product complexity, has increased failure rate.
The utility model content
The purpose of this utility model is exactly in order to address the above problem, and provides a kind of and has simple in structurely, and cost is low, effectiveness height, the multimedia bridge for real-time transmission of multi-channel video of advantages such as dependable performance.
For achieving the above object, the utility model adopts following technical scheme:
A kind of multimedia bridge for real-time transmission of multi-channel video, its input is connected with one group of Video Decoder, receiving digital video, its output then is connected with Installed System Memory, described multimedia bridge comprises the video processing unit of many groups by array arrangement, video unit quantity is identical with Video Decoder, and the video processing unit that each Video Decoder is corresponding with connects; Each video processing unit comprises a scaler, scaler is connected with buffer storage, buffer storage is connected with dma controller, link to each other separately between buffer storage and between dma controller simultaneously between the scaler of each video processing unit,, each scaler of while all is provided with module with parameter with buffer storage and is connected, and each dma controller all is connected with moderator; Each Video Decoder also is connected with corresponding controller.
Described video decoder signal is CX25837, and it receives the CVBS signal, and analog video is changed into digital video BT.656 output.
Described buffer storage is a fifo module; They all are provided with module with parameter and are connected.
Described controller is I
2The C bus control unit, it passes through I
2The C bus is to the initialization of Video Decoder.
Described each dma controller all is connected with pci bus.
In the utility model, I at first
2The C bus control unit carries out initialization to each CX25837 (a kind of Video Decoder of Conexant company), each CVBS after the initialization (composite video broadcast singal) is linked into CX25837, CX25837 changes into the corresponding scaler that digital video (BT.656) outputs to multimedia bridge with analog video, after handling through convergent-divergent data is outputed to FIFO and keeps in.Whether dma controller detects fifo queue full, just files an application to moderator if expired, if discontented full until queue with regard to also not continuing wait to the moderator application.Moderator is given pci bus the dma controller of applying for bus at first according to the priority rule of setting.Dma controller is transported to Installed System Memory with data after obtaining arbiter grants from FIFO, after process is finished, surrender bus control right.A multimedia bridge comprises 4X scaler, 4XFIFO, 4XDMA, the transmission control unit (TCU) control of scaler and FIFO.In addition, comprise I
2The C controller realizes passing through I
2The C bus is to the initialization of Video Decoder.
The beneficial effects of the utility model are:
1. designed a multimedia bridge, can realize the 4XDMA passage, product design is become simply, the total cost of product reduces, and the product design personnel can select low-cost ordinary video decoder to come deisgn product.
2. optimize the DMA transmission means, pointed out DMA efficiency of transmission, be easy to realize the multi-channel video real-time Transmission.
3. more multichannel is integrated on the plank, need not to increase additional devices, and product becomes succinctly, has improved reliability, has reduced electromagnetic radiation.
Description of drawings
Fig. 1 is a structural representation of the present utility model.
Wherein, 1. Video Decoder, 2. scaler, 3. parameter is provided with module, 4.I
2The C bus control unit, 5.FIFO module, 6.DMA controller, 7. moderator, 8.PCI bus, 9. Installed System Memory.
Embodiment
Below in conjunction with accompanying drawing and embodiment the utility model is described further.
Among Fig. 1, multimedia bridge input of the present utility model is connected with one group of Video Decoder 1, receiving digital video, its output then is connected with Installed System Memory 9, multimedia bridge comprises the video processing unit of many groups by array arrangement, video unit quantity is identical with Video Decoder 1, and the video processing unit that each Video Decoder 1 is corresponding with connects; Each video processing unit comprises a scaler 2, scaler 2 is connected with buffer storage, buffer storage is connected with dma controller 6, simultaneously between 2 of the scaler of each video processing unit, buffer storage and 6 of dma controllers link to each other separately, each scaler 2 of while all is provided with module 3 with parameter with buffer storage and is connected, and each dma controller 6 all is connected with moderator 7; Each Video Decoder 1 also is connected with corresponding controller.Controller is I
2C bus control unit 4, it passes through I
2The C bus is to Video Decoder 1 initialization.Each dma controller 6 also is connected with pci bus 8 simultaneously, and pci bus 8 is connected with Installed System Memory 9 as the output of multimedia bridge.
In the utility model, the Video Decoder model is CX25837, and it receives the CVBS signal, and analog video is changed into digital video BT.656 output.
Scaler is that a known image amplifies and dwindles treatment circuit, and it can amplify video image or dwindle according to the ratio of setting; Buffer storage is a fifo module, and it is kept in scaler processed video view data, and arranges according to the order of vedio data first in first out; They all are provided with module with parameter and are connected, and it is known circuits that parameter is provided with module, and its function is for to carry out the parameter setting to scaler and FI FO module.
Claims (5)
1. multimedia bridge for real-time transmission of multi-channel video, its input is connected with one group of Video Decoder, receiving digital video, its output then is connected with Installed System Memory, it is characterized in that, described multimedia bridge comprises the video processing unit of many groups by array arrangement, and video unit quantity is identical with Video Decoder, and the video processing unit that each Video Decoder is corresponding with connects; Each video processing unit comprises a scaler, scaler is connected with buffer storage, buffer storage is connected with dma controller, link to each other separately between buffer storage and between dma controller simultaneously between the scaler of each video processing unit,, each scaler of while all is provided with module with parameter with buffer storage and is connected, and each dma controller all is connected with moderator; Each Video Decoder also is connected with corresponding controller.
2. multimedia bridge for real-time transmission of multi-channel video as claimed in claim 1 is characterized in that, described video decoder signal is CX25837, and it receives the CVBS signal, and analog video is changed into digital video BT.656 output.
3. multimedia bridge for real-time transmission of multi-channel video as claimed in claim 1 is characterized in that, described buffer storage is a fifo module; They all are provided with module with parameter and are connected.
4. multimedia bridge for real-time transmission of multi-channel video as claimed in claim 1 is characterized in that, described controller is I
2The C bus control unit, it passes through I
2The C bus is to the initialization of Video Decoder.
5. multimedia bridge for real-time transmission of multi-channel video as claimed in claim 1 is characterized in that, described each dma controller all is connected with pci bus.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200920027097 CN201444684U (en) | 2009-06-19 | 2009-06-19 | Multimedia bridge for multi-channel real-time video transmission |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200920027097 CN201444684U (en) | 2009-06-19 | 2009-06-19 | Multimedia bridge for multi-channel real-time video transmission |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN201444684U true CN201444684U (en) | 2010-04-28 |
Family
ID=42549363
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200920027097 Expired - Fee Related CN201444684U (en) | 2009-06-19 | 2009-06-19 | Multimedia bridge for multi-channel real-time video transmission |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN201444684U (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103888807A (en) * | 2012-12-20 | 2014-06-25 | 中山大学深圳研究院 | High-definition decoding middleware system of intelligent television and decoding method |
| CN104717433A (en) * | 2015-03-27 | 2015-06-17 | 电子科技大学 | Distributed transmission device for video stream signal processing system |
| CN105578116A (en) * | 2015-12-30 | 2016-05-11 | 邦彦技术股份有限公司 | Multichannel video stream control system and multichannel video stream control method based on DSP |
| CN106528456A (en) * | 2016-11-16 | 2017-03-22 | 湖南国科微电子股份有限公司 | Method and system for improving system bus efficiency in video decoding display |
-
2009
- 2009-06-19 CN CN 200920027097 patent/CN201444684U/en not_active Expired - Fee Related
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103888807A (en) * | 2012-12-20 | 2014-06-25 | 中山大学深圳研究院 | High-definition decoding middleware system of intelligent television and decoding method |
| CN103888807B (en) * | 2012-12-20 | 2015-03-25 | 中山大学深圳研究院 | High-definition decoding middleware system of intelligent television and decoding method |
| CN104717433A (en) * | 2015-03-27 | 2015-06-17 | 电子科技大学 | Distributed transmission device for video stream signal processing system |
| CN105578116A (en) * | 2015-12-30 | 2016-05-11 | 邦彦技术股份有限公司 | Multichannel video stream control system and multichannel video stream control method based on DSP |
| CN106528456A (en) * | 2016-11-16 | 2017-03-22 | 湖南国科微电子股份有限公司 | Method and system for improving system bus efficiency in video decoding display |
| CN106528456B (en) * | 2016-11-16 | 2020-02-21 | 湖南国科微电子股份有限公司 | Method and system for improving system bus efficiency in video decoding display |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104517569B (en) | Display system of connecting and its data transmission method | |
| CN201444684U (en) | Multimedia bridge for multi-channel real-time video transmission | |
| CN102025934B (en) | Digital television system on a chip (SoC) storage and control method based on automatic X-ray inspection (AXI) bus | |
| CN101702305B (en) | Method and device for converting, transmitting and processing multi-screen images | |
| WO2015011667A1 (en) | A computer module in a single card | |
| CN102098453A (en) | Video streaming control system of multi-screen processor cascading extended system | |
| CN101588485B (en) | Multimedia bridge for real-time transmission of multi-channel video | |
| CN104219505A (en) | Multichannel high-definition analog audio and video acquisition system based on PCIe (peripheral component interface express) | |
| CN1842159A (en) | Data transmission system, and its transmission side apparatus and reception side apparatus | |
| CN106445869B (en) | A kind of high-speed data exchange method based on FPGA and PCIe | |
| CN102905080A (en) | Equipment and method for implementing twin-channel video output by single processor | |
| CN101527832B (en) | Transport stream de-multiplexer and packet transmission method of transport stream de-multiplexer system | |
| CN110457246A (en) | A kind of high speed acquisition module based on VPX standard interface | |
| US20090113092A1 (en) | Signal converter for debugging that expands fifo capacity | |
| CN214474972U (en) | PCIE and RapidIO data conversion device | |
| CN109753459A (en) | A kind of high capacity data record device | |
| CN202551242U (en) | Novel multi-path multi-resolution video decoder | |
| CN107911610A (en) | A kind of data handling system applied to image capture module | |
| US8069327B2 (en) | Commands scheduled for frequency mismatch bubbles | |
| CN202332303U (en) | Structure of multichannel real-time direct-reading memory | |
| US7359376B1 (en) | Serial compressed bus interface having a reduced pin count | |
| CN202373277U (en) | Device for double channel video output through utilization of uniprocessor | |
| CN203181061U (en) | Cascaded extension multi-screen seamless-switching high-definition video processing device | |
| US8819324B2 (en) | Computer system with bridge | |
| CN201444682U (en) | Video decoding device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20100428 Termination date: 20120619 |