CN101588485B - Multimedia bridge for real-time transmission of multi-channel video - Google Patents
Multimedia bridge for real-time transmission of multi-channel video Download PDFInfo
- Publication number
- CN101588485B CN101588485B CN 200910016410 CN200910016410A CN101588485B CN 101588485 B CN101588485 B CN 101588485B CN 200910016410 CN200910016410 CN 200910016410 CN 200910016410 A CN200910016410 A CN 200910016410A CN 101588485 B CN101588485 B CN 101588485B
- Authority
- CN
- China
- Prior art keywords
- video
- multimedia bridge
- video decoder
- processing unit
- scaler
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Bus Control (AREA)
Abstract
The invention discloses a multimedia bridge for real-time transmission of multi-channel video. The multimedia bridge has the advantages of simple structure, low cost, high signal transmission efficiency, reliable performance, and the like. The multimedia bridge is structurally characterized in that an input end of the multimedia bridge is connected with a group of video decoders to receive digitalvideo, an output end of the multimedia bridge is connected with a system memory, the multimedia bridge comprises a plurality of groups of video processing units which are arranged according to an arr ay, the number of the video units is the same as that of the video decoders, and each video decoder is connected with one corresponding video processing unit; each video processing unit comprises a scaling device, the scaling device is connected with a cache device, the cache device is connected with a DMA controller, simultaneously the scaling devices of the video processing units, the cache devices and the DMA controllers are connected respectively, simultaneously each scaling device and each cache device are connected with a parameter setting module, and each DMA controller is connected with an arbiter; and each video decoder is also connected with a corresponding controller.
Description
Technical field
The present invention relates to a kind of multimedia bridge for real-time transmission of multi-channel video.
Background technology
In the Video processing industry, adopt SoC chip or DSP at present, the cost height more.DMA efficient is low, is difficult to realize the multi-channel video real-time Transmission.More multichannel expansion need increase extra pci bridge chip, has increased the product complexity, has increased failure rate.
Summary of the invention
Purpose of the present invention is exactly in order to address the above problem, and provides a kind of and has simple in structurely, and cost is low, effectiveness height, the multimedia bridge for real-time transmission of multi-channel video of advantages such as dependable performance.
For achieving the above object, the present invention adopts following technical scheme:
A kind of multimedia bridge for real-time transmission of multi-channel video, its input is connected with one group of Video Decoder, receiving digital video, its output then is connected with Installed System Memory, described multimedia bridge comprises the video processing unit of many groups by array arrangement, video unit quantity is identical with Video Decoder, and the video processing unit that each Video Decoder is corresponding with connects; Each video processing unit comprises a scaler, scaler is connected with buffer storage, buffer storage is connected with dma controller, link to each other separately between buffer storage and between dma controller simultaneously between the scaler of each video processing unit,, each scaler of while all is provided with module with parameter with buffer storage and is connected, and each dma controller all is connected with moderator; Each Video Decoder also is connected with corresponding controller.
Described video decoder signal is CX25837, and it receives the CVBS signal, and analog video is changed into digital video BT.656 output.
Described buffer storage is a fifo module; They all are provided with module with parameter and are connected.
Described controller is I
2The C bus control unit, it passes through I
2The C bus is to the initialization of Video Decoder.
Described each dma controller all is connected with pci bus.
Among the present invention, I at first
2The C bus control unit carries out initialization to each CX25837 (a kind of Video Decoder of Conexant company), each CVBS after the initialization (composite video broadcast singal) is linked into CX25837, CX25837 changes into the corresponding scaler that digital video (BT.656) outputs to multimedia bridge with analog video, after handling through convergent-divergent data is outputed to FIFO and keeps in.Whether dma controller detects fifo queue full, just files an application to moderator if expired, if discontented full until queue with regard to also not continuing wait to the moderator application.Moderator is given pci bus the dma controller of applying for bus at first according to the priority rule of setting.Dma controller is transported to Installed System Memory with data after obtaining arbiter grants from FIFO, after process is finished, surrender bus control right.A multimedia bridge comprises 4X scaler, 4XFIFO, 4XDMA, the transmission control unit (TCU) control of scaler and FIFO.In addition, comprise I
2The C controller realizes passing through I
2The C bus is to the initialization of Video Decoder.
The invention has the beneficial effects as follows:
1. designed a multimedia bridge, can realize the 4XDMA passage, product design is become simply, the total cost of product reduces, and the product design personnel can select low-cost ordinary video decoder to come deisgn product.
2. optimize the DMA transmission means, pointed out DMA efficiency of transmission, be easy to realize the multi-channel video real-time Transmission.
3. more multichannel is integrated on the plank, need not to increase additional devices, and product becomes succinctly, has improved reliability, has reduced electromagnetic radiation.
Description of drawings
Fig. 1 is a structural representation of the present invention.
Wherein, 1. Video Decoder, 2. scaler, 3. parameter is provided with module, 4.I
2The C bus control unit, 5.FIFO module, 6.DMA controller, 7. moderator, 8.PCI bus, 9. Installed System Memory.
Embodiment
The present invention will be further described below in conjunction with accompanying drawing and embodiment.
Among Fig. 1, multimedia bridge input of the present invention is connected with one group of Video Decoder 1, receiving digital video, its output then is connected with Installed System Memory 9, multimedia bridge comprises the video processing unit of many groups by array arrangement, video unit quantity is identical with Video Decoder 1, and the video processing unit that each Video Decoder 1 is corresponding with connects; Each video processing unit comprises a scaler 2, scaler 2 is connected with buffer storage, buffer storage is connected with dma controller 6, simultaneously between 2 of the scaler of each video processing unit, buffer storage and 6 of dma controllers link to each other separately, each scaler 2 of while all is provided with module 3 with parameter with buffer storage and is connected, and each dma controller 6 all is connected with moderator 7; Each Video Decoder 1 also is connected with corresponding controller.Controller is I
2C bus control unit 4, it passes through I
2The C bus is to Video Decoder 1 initialization.Each dma controller 6 also is connected with pci bus 8 simultaneously, and pci bus 8 is connected with Installed System Memory 9 as the output of multimedia bridge.
Among the present invention, the Video Decoder model is CX25837, and it receives the CVBS signal, and analog video is changed into digital video BT.656 output.
Scaler is that a known image amplifies and dwindles treatment circuit, and it can amplify video image or dwindle according to the ratio of setting; Buffer storage is a fifo module, and it is kept in scaler processed video view data, and arranges according to the order of vedio data first in first out; They all are provided with module with parameter and are connected, and it is known circuits that parameter is provided with module, and its function is for to carry out the parameter setting to scaler and fifo module.
Claims (2)
1. multimedia bridge for real-time transmission of multi-channel video, its input is connected with one group of Video Decoder, receiving digital video, its output then is connected with Installed System Memory, it is characterized in that, described multimedia bridge comprises the video processing unit of many groups by array arrangement, and video processing unit quantity is identical with Video Decoder, and the video processing unit that each Video Decoder is corresponding with connects; Each video processing unit comprises a scaler, scaler is connected with buffer storage, buffer storage is connected with dma controller, link to each other separately between buffer storage and between dma controller simultaneously between the scaler of each video processing unit,, each scaler of while all is provided with module with parameter with buffer storage and is connected, and each dma controller all is connected with moderator; Each Video Decoder also is connected with corresponding controller;
Described Video Decoder receives the CVBS signal, and analog video is changed into digital video BT.656 output;
Described buffer storage is a fifo module;
Described controller is I
2The C bus control unit, it passes through I
2The C bus is carried out initialization to Video Decoder;
Described each dma controller all is connected with pci bus.
2. multimedia bridge for real-time transmission of multi-channel video as claimed in claim 1 is characterized in that, described Video Decoder model is CX25837.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910016410 CN101588485B (en) | 2009-06-19 | 2009-06-19 | Multimedia bridge for real-time transmission of multi-channel video |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910016410 CN101588485B (en) | 2009-06-19 | 2009-06-19 | Multimedia bridge for real-time transmission of multi-channel video |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101588485A CN101588485A (en) | 2009-11-25 |
| CN101588485B true CN101588485B (en) | 2011-12-28 |
Family
ID=41372516
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200910016410 Expired - Fee Related CN101588485B (en) | 2009-06-19 | 2009-06-19 | Multimedia bridge for real-time transmission of multi-channel video |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101588485B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104219505A (en) * | 2014-09-29 | 2014-12-17 | 济南中维世纪科技有限公司 | Multichannel high-definition analog audio and video acquisition system based on PCIe (peripheral component interface express) |
| CN105959622B (en) * | 2016-04-28 | 2019-05-28 | 浪潮(北京)电子信息产业有限公司 | A kind of cache arbitration method and system for adopting the system of broadcasting applied to multi-channel video |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1211867A (en) * | 1998-07-15 | 1999-03-24 | 国家科学技术委员会高技术研究发展中心 | HDTV video-frequency decoder using SDTV to decode ASIC and its decoding method |
| CN2509797Y (en) * | 2001-09-29 | 2002-09-04 | 张健 | Image encoder with picture dividing function |
| CN2805011Y (en) * | 2004-11-09 | 2006-08-09 | 道宏无线系统股份有限公司 | Multi-channel, real-time and audio-video output type displaying controller |
| CN1863285A (en) * | 2005-09-09 | 2006-11-15 | 华为技术有限公司 | Device for implementing one set-top-box to support multi-television sets |
| CN101052125A (en) * | 2006-04-05 | 2007-10-10 | 深圳Tcl新技术有限公司 | Adaptive multi picture dividing device |
-
2009
- 2009-06-19 CN CN 200910016410 patent/CN101588485B/en not_active Expired - Fee Related
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1211867A (en) * | 1998-07-15 | 1999-03-24 | 国家科学技术委员会高技术研究发展中心 | HDTV video-frequency decoder using SDTV to decode ASIC and its decoding method |
| CN2509797Y (en) * | 2001-09-29 | 2002-09-04 | 张健 | Image encoder with picture dividing function |
| CN2805011Y (en) * | 2004-11-09 | 2006-08-09 | 道宏无线系统股份有限公司 | Multi-channel, real-time and audio-video output type displaying controller |
| CN1863285A (en) * | 2005-09-09 | 2006-11-15 | 华为技术有限公司 | Device for implementing one set-top-box to support multi-television sets |
| CN101052125A (en) * | 2006-04-05 | 2007-10-10 | 深圳Tcl新技术有限公司 | Adaptive multi picture dividing device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101588485A (en) | 2009-11-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN201444684U (en) | Multimedia bridge for multi-channel real-time video transmission | |
| CN102025934B (en) | Digital television system on a chip (SoC) storage and control method based on automatic X-ray inspection (AXI) bus | |
| CN103686314B (en) | Demultiplex device and method adopting HD (high definition) video channel to transmit SD (standard definition) videos | |
| CN101588485B (en) | Multimedia bridge for real-time transmission of multi-channel video | |
| CN1842159A (en) | Data transmission system, and its transmission side apparatus and reception side apparatus | |
| CN203632768U (en) | Picture splicing server | |
| CN104219505A (en) | Multichannel high-definition analog audio and video acquisition system based on PCIe (peripheral component interface express) | |
| CN103023669A (en) | Switching network based broadcast scheduling method | |
| CN106445869A (en) | FPGA (field programmable gate array) and PCIe (peripheral component interface express) based high-speed data exchange architecture | |
| CN106788390A (en) | For DDS digital cores and the circuit interface system of digital analog converter | |
| CN104168446B (en) | Audio-video signal digital-to-analogue switching system based on scheduling message and hard decoder | |
| CN105744120A (en) | High speed data collection card and data collection method | |
| CN101527832B (en) | Transport stream de-multiplexer and packet transmission method of transport stream de-multiplexer system | |
| US20090113092A1 (en) | Signal converter for debugging that expands fifo capacity | |
| CN110457246A (en) | A kind of high speed acquisition module based on VPX standard interface | |
| CN202332303U (en) | Structure of multichannel real-time direct-reading memory | |
| CN102521180A (en) | Multi-channel real-time direct reading memory structure | |
| CN1588985A (en) | Digital video-audio decoder | |
| US7359376B1 (en) | Serial compressed bus interface having a reduced pin count | |
| US8819324B2 (en) | Computer system with bridge | |
| WO2010045445A3 (en) | Architecture for data storage systems | |
| CN201444682U (en) | Video decoding device | |
| CN201444683U (en) | Multi-channel real-time video transmission device | |
| CN104469375A (en) | FC-AV protocol processing circuit structure | |
| CN111221771B (en) | GPU blade device suitable for VPX framework |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| PE01 | Entry into force of the registration of the contract for pledge of patent right |
Denomination of invention: Multimedia bridge for real-time transmission of multi-channel video Effective date of registration: 20180827 Granted publication date: 20111228 Pledgee: Lai Shang bank Limited by Share Ltd Ji'nan Licheng sub branch Pledgor: Jovision Technology Co., Ltd. Registration number: 2018370000151 |
|
| PE01 | Entry into force of the registration of the contract for pledge of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20111228 Termination date: 20190619 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |