CN1916706A - Liquid crystal display device and driving method - Google Patents
Liquid crystal display device and driving method Download PDFInfo
- Publication number
- CN1916706A CN1916706A CN 200610127482 CN200610127482A CN1916706A CN 1916706 A CN1916706 A CN 1916706A CN 200610127482 CN200610127482 CN 200610127482 CN 200610127482 A CN200610127482 A CN 200610127482A CN 1916706 A CN1916706 A CN 1916706A
- Authority
- CN
- China
- Prior art keywords
- pixel
- sweep trace
- signal
- transistor
- sub
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Liquid Crystal Display Device Control (AREA)
- Liquid Crystal (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
A liquid crystal display is featured as isolating each pixel region to be two subpixel region as each one being formed by transistor and liquid crystal capacity as well as storage capacity, coupling transistor in two subpixels separately to different scanning line and coupling one of two said transistors to data line through transistor set between two adjacent scanning lines for generating two different voltages in pixel.
Description
Technical field
The present invention is relevant with a kind of pixel, and particularly to improve the pixel at visual angle relevant with the tool of LCD.
Background technology
LCD has been widely used in various electronic products, for example in accutron or the computing machine.For wide viewing angle is provided, company of Fujitsu (Fujitsu) proposed a kind of in 1997, pixel segmentation vertical orientation (Multi-Domain Vertical Alignment, MVA) technology.The MVA technology can obtain the visual angle of 160 degree, and, also can provide high to the outstanding performance of response fast when.Yet the MVA technology has a great shortcoming, promptly is skin color, especially the Asian's skin color to the people when when stravismus, can produce colour cast (clor shift).
Fig. 1 illustrates the gray scale voltage of the liquid crystal molecule that uses the MVA technology and the graph of a relation of penetrance, and wherein transverse axis is represented the gray scale voltage of liquid crystal molecule, and unit is a volt (V), and the longitudinal axis is represented penetrance.When human eye was faced this LCD, the relation curve of its transmissivity and voltage was that when the gray scale voltage that is applied increased, its transmissivity changed thereupon with dotted line 101 expressions.Look side ways this LCD and work as human eye with the angle of inclination, the relation curve of its transmissivity and voltage is with dotted line 102 expressions, increase the also change thereupon of its transmissivity though apply voltage, but in zone 100, the variation of its its transmissivity does not increase along with the increase that applies voltage, and descending on the contrary, this is the main cause that causes colour cast.
Solution to the problems described above traditionally is to compensate the transmissivity when looking side ways and the relation curve of gray scale voltage by form two groups of sub-pixels that can produce different transmissivities and gray scale voltage relation curve in a pixel.Consult shown in Figure 2ly, dotted line wherein is the transmissivity and the relation curve of gray scale voltage originally, and thin solid line then is the transmissivity that another sub-pixel produced in the same pixel and the relation curve of gray scale voltage.By a dotted line 201 with the mixing of dotted line 202 optical characteristics between the two, can obtain to the more level and smooth transmissivity and the relation curve of gray scale voltage, shown in the solid line among Fig. 2 203.
Therefore, how in a pixel, to produce two sub-pixels, and under same drive waveforms, can form different voltages, and become the target of pursuit.
Summary of the invention
Therefore, fundamental purpose of the present invention is that a kind of pixel with two independent sub pixels is being provided.
Another object of the present invention be provide a kind of under same drive waveforms the pixel of tool different pixels voltage.
A further object of the present invention is that a kind of pixel with two sub-pixels is being provided, and this two sub-pixel can form different pixel voltages respectively under same drive waveforms.
In view of above-mentioned purpose, the present invention proposes a kind of LCD device, and this device comprises at least: many data lines; Many the sweep traces that intersect with those data lines, wherein those sweep traces be divided into first group of arrangement interlaced with each other with second group, wherein appoint two adjacent data lines to cross a pixel region jointly with appointing adjacent two sweep traces; Many common electrode lines lay respectively in each pixel region, and each pixel region are separated into first sub-pixel area and second sub-pixel area; A plurality of switching devices are formed at the contiguous place, point of crossing of those data lines and those sweep traces, wherein with this second group in a plurality of switching devices of joining of same sweep trace be to be arranged in sweep trace both sides up and down, its meta at those switching devices of upside in order to couple with the adjacent first group scan line, the position is arranged in this first sub-pixel area respectively at those switching devices of downside, and with this first group in a plurality of switching devices of joining of same sweep trace be to be arranged in sweep trace one side, and the position and is to join by those switching transistors and the data line that is coupled to the second adjacent group scan line upside in second sub-pixel area; And a plurality of pixel electrodes and are connected with those switching devices in the pixel region in each pixel region the position respectively.
According to an embodiment, this device also comprises the data line drive integrated circult.
According to an embodiment, this device also comprises the scanning line driving integrated circuit.
According to an embodiment, the present invention proposes a kind of LCD device, is to be formed on the substrate, and this device comprises at least: many data lines, be arranged on this substrate, and along first direction arrangement parallel to each other; The multi-strip scanning line, be arranged in parallel along second direction, and intersect with those data lines, wherein those sweep traces are divided into first group and second group, and this first group scan line and the arrangement interlaced with each other of this second group scan line, wherein appoint two adjacent data lines, cross a pixel region jointly with appointing adjacent two sweep traces; A plurality of first and second switching devices are formed at the contiguous place, point of crossing of those data lines and this second group scan line, wherein those first switching devices are arranged in this second group scan line upside, in order to coupling with adjacent this first group scan line, and those second switching devices are arranged in respectively in the pixel region that is crossed by this second group scan line; A plurality of the 3rd switching devices are formed at the contiguous place, point of crossing of those data lines and this first group scan line, wherein those the 3rd switching devices are arranged in the pixel region that is crossed by this first group scan line, and wherein those the 3rd switching devices are to join by those first switching transistors and the respective data lines of correspondence; And a plurality of pixel electrodes respectively the position in each pixel region, and with pixel region in second be connected with the 3rd switching device.
According to an embodiment, the present invention proposes a kind of LCD device, is to be formed on the substrate, and this device comprises at least: many scanning linears; Many the sweep traces that intersect with those data lines are wherein appointed adjacent first and second data line and are appointed first and second adjacent sweep trace, cross a pixel region jointly, and wherein each pixel region comprises at least: first pixel electrode; Second pixel electrode; Common electrode, wherein this common electrode and this first pixel electrode constitute first sub-pixel area, constitute second sub-pixel area with this second pixel electrode; The first transistor, be positioned at this first sub-pixel area, the gate terminal of this first transistor is coupled to this first sweep trace, and first source of this first transistor/drain electrode end is coupled to this first data line, and second source of this first transistor/drain electrode end is coupled to this first pixel electrode; And transistor seconds, being positioned at this second sub-pixel area, the gate terminal of this transistor seconds and first source/drain electrode end is coupled to this second sweep trace, and second source of this transistor seconds/drain electrode end is coupled to this second pixel electrode; And the 3rd transistor, be positioned between adjacent two pixel regions, wherein the 3rd transistorized second source/drain electrode end is coupled to this second sweep trace, the 3rd transistorized first source/drain electrode end is coupled to this first data line, make this transistor seconds be connected in this first data line, and the 3rd transistorized gate terminal is to be coupled to this first sweep trace by the 3rd transistor.
According to an embodiment, wherein this common electrode and corresponding pixel electrode form storage capacitors.
According to another embodiment, the present invention proposes a kind of driving method, and in order to drive above-mentioned LCD, the method comprises: provide first signal to first sweep trace; Provide secondary signal to second sweep trace, wherein this first signal and this secondary signal tool mistiming, and first sweep trace and second sweep trace are adjacent one another are; And provide the second order signal that comprises first voltage signal and second voltage signal in regular turn to those data lines, wherein when first and second sweep trace is subjected to this pulse signal driving simultaneously, this first voltage signal can write first sub-pixel area via this first transistor, and when first sweep trace is not subjected to first sweep trace in pulse signal driving and second sweep trace and neighbor district driven by this pulse signal, this second voltage signal can write second sub-pixel via the 3rd transistor AND gate transistor seconds, makes this pixel region present two kinds of varying voltage signals.
According to an embodiment, it wherein should be half of this first deration of signal the mistiming.
According to an embodiment, wherein this first signal and this secondary signal are pulse signal.
According to an embodiment, wherein this first signal is a pulse signal, and this secondary signal is a clock signal.
According to an embodiment, when this first sweep trace is subjected to the driving of first signal, comprise that also this second sweep trace also is subjected to secondary signal and drives.
According to an embodiment, when this first sweep trace is subjected to the driving of first signal, comprise that also this second sweep trace is not subjected to secondary signal and drives.
According to another embodiment, the present invention proposes a kind of driving method, and in order to drive above-mentioned LCD device, this method comprises: provide pulse signal to those sweep traces in regular turn, the pulse signal tool mistiming of wherein adjacent two sweep traces; And provide the second order signal in regular turn to those data lines, wherein this second order signal comprises first voltage signal and second voltage signal, wherein when first and second sweep trace that forms pixel region is subjected to this pulse signal driving simultaneously, this first voltage signal can write first sub-pixel area via this first transistor, and when first sweep trace is not subjected to first sweep trace in pulse signal driving and second sweep trace and neighbor district driven by this pulse signal, this second voltage signal can write second sub-pixel via the 3rd transistor AND gate transistor seconds, makes this pixel region present two kinds of varying voltage signals.
According to another embodiment, the present invention proposes a kind of driving method, and in order to drive above-mentioned LCD device, this method comprises: provide pulse signal to those sweep traces in regular turn, the pulse signal tool mistiming of wherein adjacent two sweep traces; And provide the second order signal in regular turn to those data lines, wherein this second order signal comprises first voltage signal and second voltage signal, wherein when first sweep trace that forms pixel region is subjected to this pulse signal driving, this first voltage signal can write first sub-pixel area via this first transistor, not driven by pulse signal and work as first sweep trace, and when first sweep trace in second sweep trace and neighbor district is driven by this pulse signal, this second voltage signal can write second sub-pixel via the 3rd transistor AND gate transistor seconds, makes this pixel region present two kinds of varying voltage signals.
Because each pixel region of the present invention is separated into two sub-pixels, and all has separately transistor, liquid crystal capacitance and storage capacitors in each sub-pixel.And the transistor in two sub-pixels is coupled to different sweep traces respectively, and one of them transistor is to be coupled to data line by other transistor, therefore can produce two kinds of different pixel voltages in a pixel.
Description of drawings
For above and other objects of the present invention, feature and advantage can be become apparent, cooperate appended graphicly, be illustrated as follows:
Fig. 1 and Fig. 2 illustrate the driving voltage of liquid crystal molecule and the graph of a relation of penetrance.
Fig. 3 A is the top view of LCD framework of the present invention.
Fig. 3 B is the amplification diagram of a pixel.
Fig. 4 A is depicted as according to one embodiment of the invention in order to the drive waveforms of driving pixel of the present invention and the corresponding voltage of adjacent four sub-pixels.
Fig. 4 B is depicted as according to another embodiment of the present invention in order to the drive waveforms of driving pixel of the present invention and the corresponding voltage of adjacent four sub-pixels.
[element is represented the label simple declaration]
100 zones 101,102,201 and 202 dotted lines
203 solid lines, 301 data line drive integrated circults
302 scanning line driving integrated circuit, 303 pixels
3030,3031,3032 and 3033 sub-pixels
Embodiment
Please refer to Fig. 3 A, be the top view according to the LCD framework of the embodiment of the invention, wherein this LCD is by data line D
1, D
2, D
3D
n, and the sweep trace G of the A of group
1(A), G
2(A), G
3(A) ... G
n(A) and the sweep trace G of the B of group
2(B), G
3(B), G
4(B) ... G
N-1(B) the common composition.And sweep trace G
1(A), G
2(A), G
3(A) ... G
n(A) and sweep trace G
2(B), G
3(B), G
4(B) ... G
N-1(B) be to be formed on the substrate (not being shown among the figure) of LCD in parallel to each other and staggered mode.Wherein data line is perpendicular to one another with sweep trace and intersects, the sweep trace of two adjacent data lines and the adjacent A of group and the sweep trace of the B of group around the zone be called as pixel, in each pixel, comprise the common electrode Vcom that is parallel to sweep trace.And according to the present invention, the B of the group sweep trace between adjacent two pixels can couple two transistor, uses this two pixel of control and whether accepts the pixel voltage data that respective data lines transmits.
According to the present invention, a pixel is separated into two sub-pixels.Comprise that in each sub-pixel the storage capacitors that is formed by pixel electrode and common electrode structure, the liquid crystal capacitance and the transistor that are formed by pixel electrode and upper substrate conductive electrode structure are formed on the point of crossing of data line and sweep trace.According to the present invention, the transistor in each sub-pixel is to be respectively coupled to different gate lines, and two sweep traces of neighbor then are to link to each other by transistor, and this transistor is controlled by the sweep trace of the B of group.Data line drive integrated circult 301 control data line D
1, D
2, D
3D
n, scanning line driving integrated circuit 302 gated sweep line G
1(A), G
2(A), G
3(A) ... G
n(A) and sweep trace G
2(B), G
3(B), G
4(B) ... G
N-1(B).
For purposes of illustration, the storage capacitors in the different subpixel zone is to represent with different labels with liquid crystal capacitance, does not represent the size of capacitance.
Consulting Fig. 3 B is the amplification diagram of a pixel.With pixel 303 is example, and it is by data line D
N-2And D
N-1And sweep trace G
N-2(B) and G
N-1(A) cross jointly, and be parallel to the common electrode V of sweep trace
ComBe arranged in sweep trace G
N-2(B) and G
N-1(A) in.Pixel 303 is separated into two sub-pixels, and wherein sub-pixel 3031 is positioned at sweep trace G
N-2(B) and common electrode V
ComBetween, sub-pixel 3032 then is positioned at sweep trace G
N-1(A) and common electrode V
ComBetween.Sub-pixel 3031 comprises transistor Q
1, its grid is coupled to sweep trace G
N-2(B), first source/drain electrode is coupled to corresponding data line D
N-1, second source/drain electrode then is coupled to pixel electrode P
1, pixel electrode P wherein
1Form storage capacitors C with common electrode Vcom structure
St1, pixel electrode P
1Form liquid crystal capacitance C with upper substrate conductive electrode structure
Lc1Also comprise a transistor Q in the sub-pixel 3032
2, its grid is coupled to sweep trace G
N-1(A), first source/drain electrode is by another transistor Q
5With corresponding data line D
N-1Connect, and second source/drain electrode is connected in pixel electrode P
2, pixel electrode P
2Form storage capacitors C with common electrode Vcom structure
St2, pixel electrode P
2Form liquid crystal capacitance C with upper substrate conductive electrode structure
Lc2Transistor Q
5Grid is coupled to sweep trace G
N-1(B), first source/drain electrode then with corresponding data line D
N-1Connect.And two sweep traces of neighbor, for example sweep trace G
N-1(A) and G
N-1(B) then by transistor Q
5Link to each other.The rest may be inferred.
Transistor Q wherein
1, Q
2And Q
5Just like switch.When scanning voltage put on the corresponding transistor grid, contained data voltage can be sent to second source/drain electrode via transistor on the data line at this moment, and is applied on the storage capacitors and liquid crystal capacitance of joining with second source/drain electrode.And in pixel of the present invention transistor Q
2Directly be not coupled to data line D
N-1, but by transistor Q
5Be coupled to data line D
N-1In other words, the contained pixel voltage of data line whether sub-pixel 3032 presents is to be subjected to transistor Q
3With transistor Q
2Common control.Therefore, data are write to storage capacitors C when desire
St2With liquid crystal capacitance C
Lc2The time, transistor Q
2And Q
5Need open simultaneously.And the present invention utilizes the scanning voltage waveform to come oxide-semiconductor control transistors Q
1, Q
2And Q
5Opening time, cooperate the voltage waveform that writes of data line simultaneously, make sub-pixel 3031 and sub-pixel 3032 present different pixel voltages.
Consulting Fig. 4 A is depicted as according to one embodiment of the invention in order to the drive waveforms of driving pixel of the present invention and the corresponding voltage of adjacent four sub-pixels.Wherein the drive waveforms of each sweep trace is impulse form, and exports in proper order in the mode that differs the half-wave shape mistiming and to drive each sweep trace.Therefore, appointing adjacent two sweep traces, is scanned by sweep signal in the time cycle of half-wave shape, therefore, at this moment between in the cycle, the transistor that couples of two sweep traces can be switched on simultaneously therewith.The drive waveforms of data line of the present invention is to adopt two stepwise driving methods in addition, it is just driving pulse wave and is comprising two driving voltage Va and Vb, the negative driving also comprises two and drives current potential-Va and-Vb in the pulse wave, wherein the absolute value of driving voltage Va is greater than the absolute value of driving voltage Vb.
Please consult Fig. 3 A and Fig. 4 A simultaneously.When cycle t1, sweep trace G
N-2(A) and G
N-2(B) all be in high level state, and sweep trace G
N-1(A) and G
N-1(B) be low level state, so transistor Q
1, Q
3And Q
4To be switched on and transistor Q
2, Q
5And Q
6Be closed.This moment data line D
N-1On voltage signal-Vb of being transmitted, can be via transistor Q
3And Q
4To liquid crystal capacitance C
LC0With storage capacitors C
St0Charge and make sub-pixel 3030 present-pixel voltage of Vb.In addition, data line D
N-1On voltage signal-Vb of being transmitted, also can be via transistor Q
1To liquid crystal capacitance C
LC1With storage capacitors C
St1The sub-pixel 3031 that charges presents-pixel voltage of Vb.And transistor Q
2, Q
5And Q
6Be closed, so sub-pixel 3032 and sub-pixel 3033 remain on a pixel voltage state, in present embodiment, a last pixel voltage of supposing sub-pixel 3032 is-Vb, and a last pixel voltage of sub-pixel 3033 is Va.
When cycle t2, sweep trace G
N-2(B) and G
N-1(A) all be in high level state, and sweep trace G
N-2(A) and G
N-1(B) be low level state, so transistor Q
1, Q
3And Q
2To be switched on and transistor Q
4, Q
5And Q
6Be closed.This moment data line D
N-1On the voltage signal Va that transmitted, can be via transistor Q
1To liquid crystal capacitance C
LC1With storage capacitors C
St1Charge, make sub-pixel 3031 present the pixel voltage of Va.And transistor Q
4, Q
5And Q
6Be closed, therefore by transistor Q
4The sub-pixel of being controlled 3030, by transistor Q
5The sub-pixel of being controlled 3032 and by transistor Q
6The sub-pixel of being controlled 3033 all remains on a pixel voltage state.Therefore, sub-pixel 3030 presents-pixel voltage of Vb, and sub-pixel 3032 presents-pixel voltage of Vb, and sub-pixel 3033 presents the Va pixel voltage.
When cycle t3, sweep trace G
N-1(A) and G
N-1(B) all be in high level state, and sweep trace G
N-2(A) and G
N-2(B) be low level state, so transistor Q
2, Q
5And Q
6To be switched on and transistor Q
1, Q
3And Q
4Be closed.This moment data line D
N-1On the voltage signal Vb that transmitted, can be via transistor Q
2And Q
5To liquid crystal capacitance C
LC2With storage capacitors C
St2Charge and make sub-pixel 3032 present the pixel voltage of Vb.In addition, data line D
N-1On the voltage signal Vb that transmitted, also can be via transistor Q
6To liquid crystal capacitance C
LC3With storage capacitors C
St3The sub-pixel 3033 that charges presents the pixel voltage of Vb.And transistor Q
1, Q
3And Q
4Be closed, therefore by transistor Q
1Sub-pixel of being controlled 3031 and transistor Q
3And Q
4The sub-pixel of being controlled 3030 all remains on a pixel voltage state.Therefore, sub-pixel 3030 presents-pixel voltage of Vb, sub-pixel 3031 presents the pixel voltage of Va.
When cycle t4, sweep trace G
N-1(B) be in high level state, and sweep trace G
N-1(A), G
N-2(A) and G
N-2(B) be low level state, so transistor Q
5And Q
6To be switched on and transistor Q
1, Q
2, Q
3And Q
4Be closed.This moment data line D
N-1On voltage signal-Vb of being transmitted, can be via transistor Q
6To liquid crystal capacitance C
LC3With storage capacitors C
St3Charge and make sub-pixel 3033 present-pixel voltage of Vb.And transistor Q
1, Q
2, Q
3And Q
4Be closed, therefore by transistor Q
1The sub-pixel of being controlled 3031, by transistor Q
2Sub-pixel of being controlled 3032 and transistor Q
3And Q
4The sub-pixel of being controlled 3030 all remains on a pixel voltage state.Therefore, sub-pixel 3030 presents-pixel voltage of Vb, sub-pixel 3031 presents the pixel voltage of Va, and sub-pixel 3032 presents the pixel voltage of Vb.
In other words, in pixel 303, from cycle t1 to t4, its sub-pixel 3031 and 3032 has at least two kinds of different pixel voltages, Vb and Va, the mutual compensation of two kinds of formed different optical characteristics of different pixels voltage is with average by this, and the colour cast in the pixel of can easing up now looks like.
Consulting Fig. 4 B is depicted as according to another embodiment of the present invention in order to the drive waveforms of driving pixel of the present invention and the corresponding voltage of adjacent four sub-pixels.The drive waveforms of each sweep trace is the clock form among the A of group wherein of the present invention, and the drive waveforms of each sweep trace then is an impulse form among the B of group, and drives each sweep trace among the B of group respectively with the way of output in proper order.Wherein, the width of the B of group drive waveforms equals the clock period of the A of group.Therefore, appointing adjacent two sweep traces, is scanned by sweep signal in half clock cycle, therefore, at this moment between in the cycle, the transistor that couples of two sweep traces can be switched on simultaneously therewith.The drive waveforms of data line of the present invention is to adopt two stepwise driving methods in addition, it is just driving pulse wave and is comprising two driving voltage Va and Vb, the negative driving also comprises two and drives current potential-Va and-Vb in the pulse wave, wherein the absolute value of driving voltage Va is greater than the absolute value of driving voltage Vb.
Please consult Fig. 3 A and Fig. 4 B simultaneously.When cycle t1, sweep trace G
N-2(A), G
N-1(A) and G
N-2(B) all be in high level state, and sweep trace G
N-1(B) be low level state, so transistor Q
1, Q
2, Q
3And Q
4To be switched on and transistor Q
5And Q
6Be closed.This moment data line D
N-1On voltage signal-Vb of being transmitted, can be via transistor Q
3And Q
4To liquid crystal capacitance C
LC0With storage capacitors C
St0Charge and make sub-pixel 3030 present-pixel voltage of Vb.In addition, data line D
N-1On voltage signal-Vb of being transmitted, also can be via transistor Q
1To liquid crystal capacitance C
LC1With storage capacitors C
St1The sub-pixel 3031 that charges presents-pixel voltage of Vb.And transistor Q
5And Q
6Be closed, therefore by transistor Q
5The sub-pixel of being controlled 3032 and by transistor Q
6The sub-pixel of being controlled 3033 remains on a pixel voltage state, in present embodiment, suppose that a last pixel voltage of sub-pixel 3032 is-Vb, and a last pixel voltage of sub-pixel 3033 is Va.
When cycle t2, sweep trace G
N-2(B) be in high level state, and sweep trace G
N-2(A), G
N-1(A) and G
N-1(B) be low level state, so transistor Q
1And Q
3To be switched on and transistor Q
2, Q
4, Q
5And Q
6Be closed.This moment data line D
N-1On the voltage signal Va that transmitted, can be via transistor Q
1To liquid crystal capacitance C
LC1With storage capacitors C
St1Charge, make sub-pixel 3031 present the pixel voltage of Va.And transistor Q
2, Q
4, Q
5And Q
6Be closed, therefore by transistor Q
4The sub-pixel of being controlled 3030, by transistor Q
2And Q
5The sub-pixel of being controlled 3032 and by transistor Q
6The sub-pixel of being controlled 3033 all remains on a pixel voltage state.Therefore, sub-pixel 3030 presents-pixel voltage of Vb, and sub-pixel 3032 presents-pixel voltage of Vb, and sub-pixel 3033 presents the Va pixel voltage.
When cycle t3, sweep trace G
N-1(A), G
N-2(A) and G
N-1(B) all be in high level state, and sweep trace G
N-2(B) be low level state, so transistor Q
2, Q
4, Q
5And Q
6To be switched on and transistor Q
1And Q
3Be closed.This moment data line D
N-1On the voltage signal Vb that transmitted, can be via transistor Q
2And Q
5To liquid crystal capacitance C
LC2With storage capacitors C
St2Charge and make sub-pixel 3032 present the pixel voltage of Vb.In addition, data line D
N-1On the voltage signal Vb that transmitted, also can be via transistor Q
6To liquid crystal capacitance C
LC3With storage capacitors C
St3The sub-pixel 3033 that charges presents the pixel voltage of Vb.And transistor Q
1And Q
3Be closed, therefore by transistor Q
1Sub-pixel of being controlled 3031 and transistor Q
3And Q
4The sub-pixel of being controlled 3030 all remains on a pixel voltage state.Therefore, sub-pixel 3030 presents-pixel voltage of Vb, sub-pixel 3031 presents the pixel voltage of Va.
When cycle t4, sweep trace G
N-1(B) be in high level state, and sweep trace G
N-1(A), G
N-2(A) and G
N-2(B) be low level state, so transistor Q
5And Q
6To be switched on and transistor Q
1, Q
2, Q
3And Q
4Be closed.This moment data line D
N-1On voltage signal-Vb of being transmitted, can be via transistor Q
6To liquid crystal capacitance C
LC3With storage capacitors C
St3Charge and make sub-pixel 3033 present-pixel voltage of Vb.And transistor Q
1, Q
2, Q
3And Q
4Be closed, therefore by transistor Q
1The sub-pixel of being controlled 3031, by transistor Q
2Sub-pixel of being controlled 3032 and transistor Q
3And Q
4The sub-pixel of being controlled 3030 all remains on a pixel voltage state.Therefore, sub-pixel 3030 presents-pixel voltage of Vb, sub-pixel 3031 presents the pixel voltage of Va, and sub-pixel 3032 presents the pixel voltage of Vb.
In other words, in pixel 303, from cycle t1 to t4, its sub-pixel 3031 and 3032 has at least two kinds of different pixel voltages, Vb and Va, the mutual compensation of two kinds of formed different optical characteristics of different pixels voltage is with average by this, and the colour cast in the pixel of can easing up now looks like.
Comprehensive above-mentioned institute says, the present invention is by being divided into a pixel region two sub-pixels, and all has separately transistor, liquid crystal capacitance and storage capacitors in each sub-pixel.And the transistor in two sub-pixels is coupled to different sweep traces respectively, and one of them transistor is to be coupled to data line by another transistor, unless therefore two transistor is opened simultaneously, otherwise in the pixel, will have two kinds of different pixel voltages simultaneously.The mutual compensation of two kinds of formed different optical characteristics of different pixels voltage is with average by this, and the colour cast in the pixel of can easing up now looks like.
Not wide in addition dipulse sweep signal and two stepwise data-signals are used to drive pixel of the present invention, make two sub-pixels present the pixel voltage of these two kinds of data-signals respectively.
Though the present invention discloses as above with preferred embodiment; right its is not in order to limit the present invention; any those skilled in the art; without departing from the spirit and scope of the present invention; when can being used for a variety of modifications and variations, so protection scope of the present invention is as the criterion when looking appended the claim scope person of defining.
Claims (32)
1. LCD device, this device comprises at least:
Many data line is parallel on the first direction;
The multi-strip scanning line, be parallel on the second direction, and intersect with those data lines, wherein those sweep traces are divided into first group and second group, and the sweep trace arrangement interlaced with each other in the sweep trace in this first group and this second group wherein appoints two adjacent data lines to cross a pixel region jointly with appointing adjacent two sweep traces;
Many common electrode lines are arranged along second direction, and are laid respectively in each pixel region, and each pixel region is separated into first sub-pixel area and second sub-pixel area;
A plurality of switching devices are formed at the contiguous place, point of crossing of those data lines and those sweep traces, wherein with this second group in a plurality of switching devices of joining of same sweep trace be to be arranged in sweep trace both sides up and down, its meta at those switching devices of upside in order to couple with the adjacent first group scan line, the position is arranged in this first sub-pixel area respectively at those switching devices of downside, and with this first group in a plurality of switching devices of joining of same sweep trace be to be arranged in sweep trace one side, and the position and is to join by those switching transistors and the data line that is coupled to the second adjacent group scan line upside in second sub-pixel area; And
A plurality of pixel electrodes position respectively and are connected with those switching devices in the pixel region in each pixel region.
2. LCD device according to claim 1, wherein this switching device is a transistor.
3. LCD device according to claim 1, wherein this common electrode and corresponding pixel electrode formation storage capacitors.
4. LCD device according to claim 1, wherein this first direction is vertical in fact with this second direction.
5. LCD device according to claim 1, wherein this device also comprises the data line drive integrated circult.
6. LCD device according to claim 1, wherein this device also comprises the scanning line driving integrated circuit.
7. a LCD device is to be formed on the substrate, and this device comprises at least:
Many data lines are arranged on this substrate, and along first direction arrangement parallel to each other;
The multi-strip scanning line, be arranged in parallel along second direction, and intersect with those data lines, wherein those sweep traces are divided into first group and second group, and this first group scan line and the arrangement interlaced with each other of this second group scan line, wherein appoint two adjacent data lines, cross a pixel region jointly with appointing adjacent two sweep traces;
A plurality of first and second switching devices are formed at the contiguous place, point of crossing of those data lines and this second group scan line, wherein those first switching devices are arranged in this second group scan line upside, in order to coupling with adjacent this first group scan line, and those second switching devices are arranged in respectively in the pixel region that is crossed by this second group scan line;
A plurality of the 3rd switching devices are formed at the contiguous place, point of crossing of those data lines and this first group scan line, wherein those the 3rd switching devices are arranged in the pixel region that is crossed by this first group scan line, and wherein those the 3rd switching devices are to join by those first switching transistors and the respective data lines of correspondence; And
A plurality of pixel electrodes respectively the position in each pixel region, and with pixel region in second be connected with the 3rd switching device.
8. LCD device according to claim 7, wherein this switching device is a transistor.
9. LCD device according to claim 7, wherein this common electrode and corresponding pixel electrode formation storage capacitors.
10. LCD device according to claim 7, wherein this first direction is vertical in fact with this second direction.
11. LCD device according to claim 7, wherein this device also comprises the data line drive integrated circult.
12. LCD device according to claim 7, wherein this device also comprises the scanning line driving integrated circuit.
13. a LCD device is to be formed on the substrate, this device comprises at least:
Many data lines are arranged on this substrate, and are arranged on the first direction in mode parallel to each other;
The multi-strip scanning line, be parallel on the second direction, and intersect with those data lines, wherein appoint two adjacent data lines, be respectively first and second data line,, be respectively first and second sweep trace with adjacent two sweep traces, cross a pixel region jointly, wherein each pixel region comprises at least:
First pixel electrode;
Second pixel electrode;
Common electrode is arranged along second direction, and wherein this common electrode and this first pixel electrode constitute first sub-pixel area, and this common electrode and this second pixel electrode constitute second sub-pixel area;
The first transistor, be positioned at this first sub-pixel area, the gate terminal of this first transistor is coupled to this first sweep trace, and first source of this first transistor/drain electrode end is coupled to this first data line, and second source of this first transistor/drain electrode end is coupled to this first pixel electrode; And
Transistor seconds is positioned at this second sub-pixel area, and the gate terminal of this transistor seconds and first source/drain electrode end is coupled to this second sweep trace, and second source of this transistor seconds/drain electrode end is coupled to this second pixel electrode; And
The 3rd transistor, be positioned between adjacent two pixel regions, wherein the 3rd transistorized second source/drain electrode end is coupled to this second sweep trace, the 3rd transistorized first source/drain electrode end is coupled to this first data line, make this transistor seconds be connected in this first data line, and the 3rd transistorized gate terminal is to be coupled to this first sweep trace by the 3rd transistor.
14. LCD device according to claim 13, wherein this common electrode and corresponding pixel electrode formation storage capacitors.
15. LCD device according to claim 13, wherein this first direction is vertical in fact with this second direction.
16. LCD device according to claim 13, wherein this device also comprises the data line drive integrated circult.
17. LCD device according to claim 13, wherein this device also comprises the scanning line driving integrated circuit.
18. a driving method, in order to drive the described LCD device of claim 13, this method comprises:
Provide pulse signal to those sweep traces in regular turn, the pulse signal tool mistiming of wherein adjacent two sweep traces; And
Provide the second order signal to those data lines in regular turn, wherein this second order signal comprises first voltage signal and second voltage signal, wherein when first and second sweep trace that forms pixel region is subjected to this pulse signal driving simultaneously, this first voltage signal can write first sub-pixel area via this first transistor, and when first sweep trace is not subjected to first sweep trace in pulse signal driving and second sweep trace and neighbor district driven by this pulse signal, this second voltage signal can write second sub-pixel via the 3rd transistor AND gate transistor seconds, makes this pixel region present two kinds of varying voltage signals.
19. driving method according to claim 18, wherein this mistiming is half of pulse width.
20. driving method according to claim 18, wherein this first voltage signal is greater than this second voltage signal.
21. a driving method, in order to drive the described LCD device of claim 13, this method comprises:
Provide pulse signal to those sweep traces in regular turn, the pulse signal tool mistiming of wherein adjacent two sweep traces; And
Provide the second order signal to those data lines in regular turn, wherein this second order signal comprises first voltage signal and second voltage signal, wherein when first sweep trace that forms pixel region is subjected to this pulse signal driving, this first voltage signal can write first sub-pixel area via this first transistor, not driven by pulse signal and work as first sweep trace, and when first sweep trace in second sweep trace and neighbor district is driven by this pulse signal, this second voltage signal can write second sub-pixel via the 3rd transistor AND gate transistor seconds, makes this pixel region present two kinds of varying voltage signals.
22. driving method according to claim 18, wherein this mistiming is half of pulse width.
23. driving method according to claim 18, wherein this first voltage signal is greater than this second voltage signal.
24. driving method according to claim 18 wherein when this first sweep trace is subjected to this pulse signal driving, comprises that also this second sweep trace also is subjected to this pulse signal and drives.
25. driving method according to claim 18 wherein when this first sweep trace is subjected to this pulse signal driving, comprises that also this second sweep trace is not subjected to this pulse signal and drives.
26. a driving method, in order to drive the described LCD device of claim 13, this method comprises:
Provide first signal to first sweep trace;
Provide secondary signal to second sweep trace, wherein this first signal and this secondary signal tool mistiming; And
Provide the second order signal to those data lines in regular turn, wherein this second order signal comprises first voltage signal and second voltage signal, wherein when first sweep trace that forms pixel region is subjected to this first signal driving, this first voltage signal can write first sub-pixel area via this first transistor, not driven by this first signal and work as first sweep trace, second sweep trace is driven by secondary signal, and when first sweep trace in neighbor district is driven by first signal, this second voltage signal can write second sub-pixel via the 3rd transistor AND gate transistor seconds, makes this pixel region present two kinds of varying voltage signals.
27. driving method according to claim 26 wherein should be half of this first deration of signal the mistiming.
28. driving method according to claim 26, wherein this first signal and this secondary signal are pulse signal.
29. driving method according to claim 28 wherein when this first sweep trace is subjected to pulse signal, comprises that also this second sweep trace also is subjected to pulse signal and drives.
30. driving method according to claim 26, wherein this first signal is a pulse signal, and this secondary signal is a clock signal.
31. driving method according to claim 30, wherein when this first sweep trace was subjected to this pulse signal driving, this second sweep trace also was subjected to this clock signal and drives.
32. driving method according to claim 26, wherein this first voltage signal is greater than this second voltage signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006101274822A CN100483197C (en) | 2006-09-15 | 2006-09-15 | Liquid crystal display device and driving method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2006101274822A CN100483197C (en) | 2006-09-15 | 2006-09-15 | Liquid crystal display device and driving method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1916706A true CN1916706A (en) | 2007-02-21 |
| CN100483197C CN100483197C (en) | 2009-04-29 |
Family
ID=37737727
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2006101274822A Active CN100483197C (en) | 2006-09-15 | 2006-09-15 | Liquid crystal display device and driving method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100483197C (en) |
Cited By (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101364401A (en) * | 2007-08-07 | 2009-02-11 | 奇美电子股份有限公司 | Color management system and driving method thereof |
| WO2010127515A1 (en) * | 2009-05-06 | 2010-11-11 | 深超光电（深圳）有限公司 | Display panel |
| CN102621730A (en) * | 2007-04-02 | 2012-08-01 | 奇美电子股份有限公司 | Liquid crystal panel |
| CN102692773A (en) * | 2012-03-30 | 2012-09-26 | 友达光电股份有限公司 | Pixel array and display panel |
| CN102879966A (en) * | 2012-10-18 | 2013-01-16 | 深圳市华星光电技术有限公司 | Array substrate and liquid crystal display device |
| CN101393716B (en) * | 2007-09-21 | 2013-03-13 | 统宝光电股份有限公司 | Electronic system |
| CN103472644A (en) * | 2013-09-25 | 2013-12-25 | 深圳市华星光电技术有限公司 | Array substrate and LCD (Liquid Crystal Display) panel |
| CN103901684A (en) * | 2012-12-28 | 2014-07-02 | 上海中航光电子有限公司 | Liquid crystal display in IPS (in-plane switching) mode |
| WO2016026167A1 (en) * | 2014-08-21 | 2016-02-25 | 深圳市华星光电技术有限公司 | Liquid crystal display panel and array substrate |
| WO2016095317A1 (en) * | 2014-12-16 | 2016-06-23 | 深圳市华星光电技术有限公司 | Liquid crystal display panel and driving method therefor |
| CN106125408A (en) * | 2016-08-31 | 2016-11-16 | 京东方科技集团股份有限公司 | The driving method of array base palte, display device and display device |
| WO2016187909A1 (en) * | 2015-05-26 | 2016-12-01 | 深圳市华星光电技术有限公司 | Liquid crystal display panel and drive method therefor |
| CN104090441B (en) * | 2014-03-27 | 2017-01-11 | 友达光电股份有限公司 | Display panel and driving method thereof |
| CN106531106A (en) * | 2016-12-27 | 2017-03-22 | 惠科股份有限公司 | Liquid crystal display and drive method thereof |
| CN106842743A (en) * | 2017-02-09 | 2017-06-13 | 深圳市华星光电技术有限公司 | A kind of liquid crystal pixel circuit and liquid crystal display device |
| JP2021099505A (en) * | 2019-12-13 | 2021-07-01 | 株式会社半導体エネルギー研究所 | Liquid crystal display device |
| CN113393789A (en) * | 2021-05-20 | 2021-09-14 | 北海惠科光电技术有限公司 | Display panel driving method and device and display device |
| CN113393788A (en) * | 2021-05-20 | 2021-09-14 | 北海惠科光电技术有限公司 | Display panel driving method and device and display device |
| JP2022141698A (en) * | 2019-12-13 | 2022-09-29 | 株式会社半導体エネルギー研究所 | Transmission type liquid crystal display device and electronic apparatus |
| US11520185B2 (en) | 2007-05-17 | 2022-12-06 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device |
-
2006
- 2006-09-15 CN CNB2006101274822A patent/CN100483197C/en active Active
Cited By (36)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102621730B (en) * | 2007-04-02 | 2015-05-27 | 群创光电股份有限公司 | Liquid crystal panel |
| CN102621730A (en) * | 2007-04-02 | 2012-08-01 | 奇美电子股份有限公司 | Liquid crystal panel |
| US11520185B2 (en) | 2007-05-17 | 2022-12-06 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device |
| US11754881B2 (en) | 2007-05-17 | 2023-09-12 | Semiconductor Energy Laboratory Co., Ltd. | Liquid crystal display device |
| CN101364401A (en) * | 2007-08-07 | 2009-02-11 | 奇美电子股份有限公司 | Color management system and driving method thereof |
| CN101364401B (en) * | 2007-08-07 | 2014-01-22 | 群创光电股份有限公司 | Color management system and driving method thereof |
| CN101393716B (en) * | 2007-09-21 | 2013-03-13 | 统宝光电股份有限公司 | Electronic system |
| WO2010127515A1 (en) * | 2009-05-06 | 2010-11-11 | 深超光电（深圳）有限公司 | Display panel |
| CN102692773A (en) * | 2012-03-30 | 2012-09-26 | 友达光电股份有限公司 | Pixel array and display panel |
| WO2014059690A1 (en) * | 2012-10-18 | 2014-04-24 | 深圳市华星光电技术有限公司 | Array substrate and liquid crystal display device |
| CN102879966B (en) * | 2012-10-18 | 2015-09-02 | 深圳市华星光电技术有限公司 | A kind of array base palte and liquid crystal indicator |
| CN102879966A (en) * | 2012-10-18 | 2013-01-16 | 深圳市华星光电技术有限公司 | Array substrate and liquid crystal display device |
| CN103901684A (en) * | 2012-12-28 | 2014-07-02 | 上海中航光电子有限公司 | Liquid crystal display in IPS (in-plane switching) mode |
| CN103901684B (en) * | 2012-12-28 | 2018-02-09 | 上海中航光电子有限公司 | A kind of liquid crystal display of IPS patterns |
| CN103472644B (en) * | 2013-09-25 | 2015-11-25 | 深圳市华星光电技术有限公司 | A kind of array base palte and display panels |
| CN103472644A (en) * | 2013-09-25 | 2013-12-25 | 深圳市华星光电技术有限公司 | Array substrate and LCD (Liquid Crystal Display) panel |
| CN104090441B (en) * | 2014-03-27 | 2017-01-11 | 友达光电股份有限公司 | Display panel and driving method thereof |
| US9547210B2 (en) | 2014-08-21 | 2017-01-17 | Shenzhen China Star Optoelectronics Technology Co., Ltd | Liquid crystal display panel and array substrate |
| WO2016026167A1 (en) * | 2014-08-21 | 2016-02-25 | 深圳市华星光电技术有限公司 | Liquid crystal display panel and array substrate |
| WO2016095317A1 (en) * | 2014-12-16 | 2016-06-23 | 深圳市华星光电技术有限公司 | Liquid crystal display panel and driving method therefor |
| WO2016187909A1 (en) * | 2015-05-26 | 2016-12-01 | 深圳市华星光电技术有限公司 | Liquid crystal display panel and drive method therefor |
| CN106125408A (en) * | 2016-08-31 | 2016-11-16 | 京东方科技集团股份有限公司 | The driving method of array base palte, display device and display device |
| US10672352B2 (en) | 2016-08-31 | 2020-06-02 | Boe Technology Group Co., Ltd. | Array substrate, display device and driving method for display device |
| CN106531106A (en) * | 2016-12-27 | 2017-03-22 | 惠科股份有限公司 | Liquid crystal display and drive method thereof |
| CN106531106B (en) * | 2016-12-27 | 2017-11-10 | 惠科股份有限公司 | Liquid Crystal Display And Method For Driving |
| WO2018121302A1 (en) * | 2016-12-27 | 2018-07-05 | 惠科股份有限公司 | Liquid crystal display |
| WO2018121304A1 (en) * | 2016-12-27 | 2018-07-05 | 惠科股份有限公司 | Liquid crystal display |
| WO2018121300A1 (en) * | 2016-12-27 | 2018-07-05 | 惠科股份有限公司 | Liquid crystal display |
| CN106842743B (en) * | 2017-02-09 | 2019-11-15 | 深圳市华星光电技术有限公司 | A kind of liquid crystal pixel circuit and liquid crystal display device |
| CN106842743A (en) * | 2017-02-09 | 2017-06-13 | 深圳市华星光电技术有限公司 | A kind of liquid crystal pixel circuit and liquid crystal display device |
| JP7100732B2 (en) | 2019-12-13 | 2022-07-13 | 株式会社半導体エネルギー研究所 | Liquid crystal display device |
| JP2022141698A (en) * | 2019-12-13 | 2022-09-29 | 株式会社半導体エネルギー研究所 | Transmission type liquid crystal display device and electronic apparatus |
| JP7155452B2 (en) | 2019-12-13 | 2022-10-18 | 株式会社半導体エネルギー研究所 | Transmissive liquid crystal display device, electronic equipment |
| JP2021099505A (en) * | 2019-12-13 | 2021-07-01 | 株式会社半導体エネルギー研究所 | Liquid crystal display device |
| CN113393789A (en) * | 2021-05-20 | 2021-09-14 | 北海惠科光电技术有限公司 | Display panel driving method and device and display device |
| CN113393788A (en) * | 2021-05-20 | 2021-09-14 | 北海惠科光电技术有限公司 | Display panel driving method and device and display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100483197C (en) | 2009-04-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN1916706A (en) | Liquid crystal display device and driving method | |
| CN1908791A (en) | Liquid crystal displaying device structure | |
| TWI336804B (en) | Liquid crystal display and operation method thereof | |
| KR100235592B1 (en) | Ips type lcd | |
| TWI397734B (en) | Liquid crystal display and driving method thereof | |
| US6642916B1 (en) | Liquid-crystal display driving circuit and method | |
| CN1854823A (en) | Liquid crystal display device and method of driving the same | |
| KR101186878B1 (en) | VA mode LCD and driving method thereof | |
| CN1573459A (en) | Display driving device and method and liquid crystal display apparatus having the same | |
| CN100580760C (en) | Driving method of liquid crystal display | |
| CN1804988A (en) | Liquid crystal driving device, liquid crystal display device, and liquid crystal driving method | |
| CN1848226A (en) | Gate drive device for display device and display device having the same | |
| CN101140743A (en) | Display panel | |
| CN1949352A (en) | Device and method for driving large-sized and high-resolution display panel | |
| CN101669163A (en) | Liquid crystal display device | |
| CN109637493B (en) | Driving method and device of display panel | |
| CN102436102A (en) | Display sub-pixel circuit, display panel and driving method of display panel | |
| CN1637836A (en) | Driving circuit of liquid crystal display | |
| CN101271232B (en) | Crystal display device driving method | |
| CN104317124A (en) | Array substrate, pixel drive method and display device | |
| TW200818084A (en) | Liquid crystal display and driving method thereof | |
| CN103345091A (en) | Display panel, driving method thereof and display device thereof | |
| KR101048700B1 (en) | LCD and its driving method | |
| CN204101859U (en) | Array base palte and display device | |
| CN101963728A (en) | Liquid crystal display |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |