CN1908650A - Multiple-pass ultrasonic signal processing device - Google Patents
Multiple-pass ultrasonic signal processing device Download PDFInfo
- Publication number
- CN1908650A CN1908650A CN 200610104461 CN200610104461A CN1908650A CN 1908650 A CN1908650 A CN 1908650A CN 200610104461 CN200610104461 CN 200610104461 CN 200610104461 A CN200610104461 A CN 200610104461A CN 1908650 A CN1908650 A CN 1908650A
- Authority
- CN
- China
- Prior art keywords
- pin
- connects
- resistance
- mux
- variable gain
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Ultra Sonic Daignosis Equipment (AREA)
Abstract
The disclosed multi-channel concrete ultrasonic signal processor comprises: a first attenuation circuit connected with a first and third selective amplification circuit, a logic control circuit connected with the first amplification circuit and a second attenuation circuit and the 2nd-4th selective amplification circuit and a PCCI controller, and the second attenuation circuit connected with the fourth and second amplification circuit. This invention can improve detection efficiency and precision.
Description
Technical field
The present invention relates to a kind of intelligence instrument that detects the inside concrete characteristic, particularly a kind of multiple-pass ultrasonic signal processing device.
Background technology
At present, typical concrete Ultrasonic Detection instrument all has single channel collection or binary channels parallel acquisition function, mostly its ultrasonic signal processing device is by attenuator circuit, amplifying circuit, combine, simulating signal converts the input signal that meets the requirement of AD capture card to through ultrasonic signal processing device, the simulating signal input channel is a single channel or twin-channel, like this, during signals collecting, can only carry out single channel collection or multi-channel parallel collection, caused the Ultrasonic Detection instrument can only carry out analyzing and processing and artificial interpretation thus to the one-dimensional signal that is received, inefficiency, reliability.Because the composite material that concrete is made up of cement, sand, thick bone loose material, simultaneously owing to testing conditions circumstance complication in the actual detected, influence factor is many, directly obtains more definitely also to have sizable difficulty and uncertainty about the description of concrete internal soundness from the one dimension received signal.In addition, mostly traditional signal processing apparatus is to communicate by isa bus, parallel interface and computing machine, and transfer rate is low, has influenced the high-speed transfer of signal.
Summary of the invention
The objective of the invention is to overcome above-mentioned technical deficiency, a kind of multiple-pass ultrasonic signal processing device is provided, this ultrasonic signal processing device not only can be realized traditional single channel data acquisition, also can realize the parallel acquisition of 4 road signals, synchronous reception with 24 road signals, make the ultrasonic signal detector realize that tomography becomes possibility, also improved detection efficiency and accuracy of detection simultaneously greatly.
Technical scheme of the present invention is achieved in that and comprises first attenuator circuit, first attenuator circuit connects first respectively and selects amplifying circuit and the 3rd to select amplifying circuit, first selects amplifying circuit to link to each other with logic control circuit, logic control circuit also selects amplifying circuit, the 4th to select amplifying circuit, the 3rd to select amplifying circuit to link to each other with pci controller with second attenuator circuit, second respectively, the 4th selects amplifying circuit to be connected with second attenuator circuit, and second attenuator circuit and second selects amplifying circuit to be connected.
Described attenuator circuit comprises a relay U1, and relay U1 is connected by the collector of pin with triode Q1, and the base stage of triode Q1 connects resistance R 2, and resistance R 2 connects programmable logic device (PLD) U11, and resistance R 3 connects emitter-base bandgap grading and the resistance R 2 of triode Q1.Resistance R 1 and capacitor C 1 are connected in parallel on the pin of relay U1, and resistance R 4 and capacitor C 2 are connected in parallel on the pin of relay U1.The pin of relay U1 is connected with the input end S1 of MUX U3, the pin of MUX U3 is connected with programmable logic device (PLD) U11, the pin of MUX U3 connects the pin of variable gain amplifier U4, the pin of variable gain amplifier U4 is connected with programmable logic device (PLD) U11, resistance R 7 connects the pin of MUX U3, resistance R 8 connects the pin of variable gain amplifier U4, and resistance R 9 connects the pin of variable gain amplifier U4.The pin of relay U1 is connected with the input end S1 of MUX U5, the pin of MUX U5 is connected with programmable logic device (PLD) U11, the pin of MUX U5 connects the pin of variable gain amplifier U6, the pin of variable gain amplifier U6 is connected with programmable logic device (PLD) U11, resistance R 10 connects the pin of MUX U5, resistance R 11 connects the pin 7 of variable gain amplifier U6, and resistance R 12 connects the pin of variable gain amplifier U6.
Described relay U1 adopts TQ2.
MUX U3, MUX U5 all adopt ADG508F.
Variable gain amplifier U4, variable gain amplifier U6 adopt PGA202.
The invention provides 24 tunnel analog channels, by 4 MUX 24 tunnel simulating signals are carried out time-sharing multiplex, to the analog signal channel of choosing decay, processing such as amplification, attenuator circuit is by the selection of relay and triode realization attenuation multiple, and 4 amplifiers choose the simulating signal of passage to amplify to 4 MUX respectively.Use programmable logic device (PLD) to realize the sequential control and the logic decoding of whole signal processing apparatus, pci controller is realized the interface of signal processing card and computing machine.This signal processing apparatus not only can be realized traditional single channel data acquisition, also can realize the parallel acquisition of 4 road signals, synchronous reception with 24 road signals, adopt pci bus and computer interface, transmission speed is fast, support the concurrent working mode, make signal processing apparatus can with the CPU concurrent working.
Description of drawings
Fig. 1 is a principle of the invention structural drawing
Fig. 2 is a circuit diagram of the present invention.
Fig. 3 is the subsequent figure of Fig. 2.
Embodiment
With reference to shown in Figure 1, comprise first attenuator circuit 1, first attenuator circuit 1 connects first respectively and selects amplifying circuit 2 and the 3rd to select amplifying circuit 6, first selects amplifying circuit 2 to link to each other with logic control circuit 4, logic control circuit 4 also selects amplifying circuit the 5, the 4th to select amplifying circuit the 7, the 3rd to select amplifying circuit 6 to link to each other with pci controller 3 with second attenuator circuit 8, second respectively, the 4th selects amplifying circuit 7 to be connected with second attenuator circuit 8, and second attenuator circuit 8 and second selects amplifying circuit 5 to be connected.
Shown in Fig. 2,3, relay U1 is connected with the collector of triode Q1 by pin 10, and the base stage of triode Q1 connects resistance R 2, and resistance R 2 connects programmable logic device (PLD) U11, and resistance R 3 connects emitter-base bandgap grading and the resistance R 2 of triode Q1.Resistance R 1 and capacitor C 1 are connected in parallel on the pin 2 and 4 of relay U1, and resistance R 4 and capacitor C 2 are connected in parallel on the pin 7 and 9 of relay U1.The pin 3 of relay U1 is connected with the input end S1 of MUX U3, pin A0, the A1 of MUX U3, A2 are connected with programmable logic device (PLD) U11, the pin 8 of MUX U3 connects the pin 8 of variable gain amplifier U4, pin A0, the A1 of variable gain amplifier U4 is connected with programmable logic device (PLD) U11, resistance R 7 connects the pin 8 of MUX U3, resistance R 8 connects the pin 7 of variable gain amplifier U4, and resistance R 9 connects the pin 12 of variable gain amplifier U4.The pin 8 of relay U1 is connected with the input end S1 of MUX U5, pin A0, the A1 of MUX U5, A2 are connected with programmable logic device (PLD) U11, the pin 8 of MUX U5 connects the pin 8 of variable gain amplifier U6, pin A0, the A1 of variable gain amplifier U6 is connected with programmable logic device (PLD) U11, resistance R 10 connects the pin 8 of MUX U5, resistance R 11 connects the pin 7 of variable gain amplifier U6, and resistance R 12 connects the pin 12 of variable gain amplifier U6.Programmable logic device (PLD) U11 connects pci controller U12, and pci controller connects P1.
The course of work is: the two-way simulating signal at first enters relay U3, resistance R 1, capacitor C 1 constitute 10: 1 potential-divider networks with resistance R 7, programmable logic device (PLD) U11 is by triode Q1 pilot relay, can select decay easily, enter MUX U1 through the signal of overdamping to the two-way simulating signal.This ultrasonic signal transaction card has 24 tunnel analog channels, per 6 tunnel shared MUX.Therefore, the first six road connects MUX U3, wherein, has only first via simulating signal to decay, and other five the tunnel directly connect MUX U3.MUX U3 is added in the logic level of A0, A1, A2 pin by change, selects different passages.Pin A0, the A1 of MUX U3, A2 are connected with programmable logic device (PLD) U11, and the signal of selected passage input is exported by pin D.The signal of output enters variable gain amplifier U4, and pin A0, the A1 of variable gain amplifier U4 is connected with programmable logic device (PLD) U11, is added in the logic level of A0 and A1 by change, can select different enlargement factors.Simulating signal after the processing is by the output terminal output of variable gain amplifier U4.Programmable logic device (PLD) U11 realizes decoding and logic control as control center.Programmable logic device (PLD) U11 receives the computer command that sends from pci controller U12 by 12 bit address buses and 8 bit data bus, and it is deciphered, and produces control corresponding or trigger pip according to order.
Claims (5)
1. multiple-pass ultrasonic signal processing device, comprise first attenuator circuit (1), it is characterized in that, first attenuator circuit (1) connects first respectively and selects amplifying circuit (2) and the 3rd to select amplifying circuit (6), first selects amplifying circuit (2) to link to each other with logic control circuit (4), logic control circuit (4) also respectively with second attenuator circuit (8), second selects amplifying circuit (5), the 4th selects amplifying circuit (7), the 3rd selects amplifying circuit (6) to link to each other with pci controller (3), the 4th selects amplifying circuit (7) to be connected with second attenuator circuit (8), and second attenuator circuit (8) and second selects amplifying circuit (5) to be connected.
2, multiple-pass ultrasonic signal processing device according to claim 1, it is characterized in that, described first attenuator circuit (1) comprises a relay U1, relay U1 is connected with the collector of triode Q1 by pin (10), the base stage of triode Q1 connects resistance R 2, resistance R 2 connects programmable logic device (PLD) U11, resistance R 3 connects emitter-base bandgap grading and the resistance R 2 of triode Q1, resistance R 1 and capacitor C 1 are connected in parallel on the pin (2 of relay U1,4), resistance R 4 and capacitor C 2 are connected in parallel on the pin (7 of relay U1,9) on, the pin of relay U1 (3) is connected with the input end S1 of MUX U3, pin (the A0 of MUX U3, A1, A2) be connected with programmable logic device (PLD) U11, the pin 8 of MUX U3 connects the pin 8 of variable gain amplifier U4, the pin A0 of variable gain amplifier U4, A1 is connected with programmable logic device (PLD) U11, resistance R 7 connects the pin (8) of MUX U3, resistance R 8 connects the pin (7) of variable gain amplifier U4, resistance R 9 connects the pin (12) of variable gain amplifier U4, the pin of relay U1 (8) is connected with the input end S1 of MUX U5, pin (the A0 of MUX U5, A1, A2) be connected with programmable logic device (PLD) U11, the pin 8 of MUX U5 connects the pin (8) of variable gain amplifier U6, pin (the A0 of variable gain amplifier U6, A1) be connected with programmable logic device (PLD) U11, resistance R 10 connects the pin 8 of MUX U5, resistance R 11 connects the pin (7) of variable gain amplifier U6, and resistance R 12 connects the pin (12) of variable gain amplifier U6.
3, multiple-pass ultrasonic signal processing device according to claim 2 is characterized in that, described relay U1 adopts TQ2.
4, multiple-pass ultrasonic signal processing device according to claim 2 is characterized in that, MUX U3, MUX U5 all adopt ADG508F.
5, multiple-pass ultrasonic signal processing device according to claim 2 is characterized in that, variable gain amplifier U4, variable gain amplifier U6 adopt PGA202.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2006101044619A CN100495020C (en) | 2006-08-03 | 2006-08-03 | Multiple-passage concrete ultrasonic signal processing device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB2006101044619A CN100495020C (en) | 2006-08-03 | 2006-08-03 | Multiple-passage concrete ultrasonic signal processing device |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1908650A true CN1908650A (en) | 2007-02-07 |
CN100495020C CN100495020C (en) | 2009-06-03 |
Family
ID=37699822
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2006101044619A Expired - Fee Related CN100495020C (en) | 2006-08-03 | 2006-08-03 | Multiple-passage concrete ultrasonic signal processing device |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN100495020C (en) |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4803638A (en) * | 1986-06-26 | 1989-02-07 | Westinghouse Electric Corp. | Ultrasonic signal processing system including a flaw gate |
CN2032719U (en) * | 1987-12-25 | 1989-02-15 | 郑州铁路局武汉科学技术研究所 | A/d transfer interface device for supersonic flaw detector |
US5678553A (en) * | 1994-11-01 | 1997-10-21 | Schering Aktiengesellschaft | Ultrasonic processes and circuits for carrying out those processes |
WO2000052418A1 (en) * | 1999-03-01 | 2000-09-08 | H & B System Co. Ltd. | Ultrasonic detector and method for ultrasonic detection |
US6628567B1 (en) * | 1999-06-15 | 2003-09-30 | The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration | System for multiplexing acoustic emission (AE) instrumentation |
WO2002021119A1 (en) * | 2000-09-04 | 2002-03-14 | The Nippon Signal Co., Ltd. | Flaw detection system |
CN2742437Y (en) * | 2004-11-18 | 2005-11-23 | 陈家忠 | Alarm for concrete vibration time |
CN200941100Y (en) * | 2006-08-03 | 2007-08-29 | 长安大学 | Multi-channel concrete signals processor |
-
2006
- 2006-08-03 CN CNB2006101044619A patent/CN100495020C/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CN100495020C (en) | 2009-06-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101615010B (en) | Multi-path data acquiring system based on FPGA | |
CN102495132B (en) | Multi-channel data acquisition device for submarine pipeline magnetic flux leakage internal detector | |
CN101119115B (en) | Multi-channel A/D conversion device and method | |
CN101807214A (en) | High-speed signal acquisition, storage and playback device based on FPGA | |
CN101917196B (en) | Analog-to-digital joint type data acquisition device | |
CN101793933A (en) | Online measuring system for contact resistors of electric connector | |
CN102707653B (en) | High precision intelligent gain multipath data collecting system | |
CN107133011A (en) | A kind of multi-channel data storage method of electrographic recording instrument | |
CN101902223B (en) | Channel presetting method for analog-digital combined data acquisition device | |
CN105022846A (en) | Multichannel synchronous data acquisition system | |
CN200941100Y (en) | Multi-channel concrete signals processor | |
CN209261543U (en) | A kind of monitoring device of sand production of oil-gas wells | |
CN100495020C (en) | Multiple-passage concrete ultrasonic signal processing device | |
CN104459570A (en) | Multi-path parallel magnetic field signal collecting and transmitting system and method | |
CN116700093A (en) | Dual-channel high-speed data acquisition device based on FPGA processor and acquisition method thereof | |
CN104121828B (en) | Speed-grading and impact signal flexible collecting method | |
CN100535679C (en) | Digital type alternating current-direct current partial discharge detecting method and device | |
CN100399369C (en) | Ultrasonic signal sampler for network concrete | |
CN106292379B (en) | A kind of multi-channel signal acquiring system and acquisition method | |
CN113737867B (en) | Foundation pile detector with self-adaptive range and data processing method thereof | |
CN108132636A (en) | Based on monolithic processor controlled multi-channel data acquisition processing system | |
CN212454390U (en) | Sand production signal synchronous acquisition system based on FPGA | |
CN2702310Y (en) | Unit combined type multiple channel supersonic crack detector | |
CN2833104Y (en) | Data acquisition circuit and control module | |
CN203838128U (en) | Ultrasonic non-destructive testing high-speed data acquisition and processing system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090603 Termination date: 20120803 |