CN1725277A - Display panel - Google Patents
Display panel Download PDFInfo
- Publication number
- CN1725277A CN1725277A CN 200510073437 CN200510073437A CN1725277A CN 1725277 A CN1725277 A CN 1725277A CN 200510073437 CN200510073437 CN 200510073437 CN 200510073437 A CN200510073437 A CN 200510073437A CN 1725277 A CN1725277 A CN 1725277A
- Authority
- CN
- China
- Prior art keywords
- signal
- display panel
- source electrode
- electrode driver
- time schedule
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
This invention relates to a display panel structure for a plane display including a time sequence controller for receiving a low voltage differential signal to generate multiple image signals and a synchronous signal and multiple source drivers containing at least a channel connected to the time sequence controller for receiving a corresponding image signal, in which, the time sequence controller includes a time sequence line coupled to the source drivers for transmitting side synchronous signal, each image signal contains image data of related pixel in the display panel and is serial-transmitted in the TTL signal form.
Description
Technical field
A kind of flat-panel screens that relates to of the present invention especially relates to the display panel framework that is used for flat-panel screens.
Background technology
Fig. 1 is existing first generation display panel framework, comprise time schedule controller 102 in order to receive the TMDS/DVI signal, and two groups of buses, each 104 of multiple source driver by correspondence couples jointly, for example odd number source electrode driver 104 is shared a bus, and coupling is counted source electrode driver 104 and shared another bus.Being six with GTG is example, and each source electrode driver 104 needs RGB totally ten eight transmission lines, and two groups of buses of then described time schedule controller 102 have been used 36 transmission lines altogether.In like manner, if GTG is eight, then need 48 lines altogether.Described time schedule controller 102 receives after the TMDS/DVI signal, utilizes described transmission line to transfer data to described source electrode driver 104 with complementary metal oxide semiconductor (CMOS) (CMOS) logical signal 3.3V or 5V.Character used in proper names and in rendering some foreign names agate reference voltage table 106 item is to be used to provide character used in proper names and in rendering some foreign names agate correction parameter.
Fig. 2 is existing Improvement type display panel framework.Time schedule controller 202 comprises one group of bus, and adds terminal impedance 208 at two ends.And all source electrode drivers 204 couple this group bus jointly.Employed number of transmission lines has been saved half compared with the framework of Fig. 1, and being six with GTG is example, and described time schedule controller 202 couples whole source electrode drivers 204 with 18 transmission lines.Described time schedule controller 202 has received after the TMDS/DVI signal, utilizes described transmission line to transfer data to described source electrode driver 204 with small size swing differential signal (RSDS).Character used in proper names and in rendering some foreign names agate reference voltage table 206 item is to be used to provide character used in proper names and in rendering some foreign names agate correction parameter.
Fig. 3 is existing point-to-point display panel framework.Time schedule controller 302 is to linking with exclusive transmission line between each source electrode driver 304, and described transmission line is with the PPDS signal conveys data.Because of transmission line has specificity, need on same bus, not share clock pulse, so transfer rate increases, only need the minority transmission line just can transmit red bluish-green data, or even extra control signal.Character used in proper names and in rendering some foreign names agate reference voltage table 306 item is to be used to provide character used in proper names and in rendering some foreign names agate correction parameter.
Though PPDS has reduced needed number of transmission lines, reduce the laminate cost of manufacture, but still need extra Dc bias electric current, therefore be not suitable for Portable and pass on the consumer products.In addition, logic voltage makes the reality of differential wave make difficulty more along with technical progress is reduced to 1.8V/1.5V from 5V.
Summary of the invention
The invention provides a kind of display panel framework of flat-panel screens.In one embodiment, described display panel comprises time schedule controller, in order to receive a low-voltage differential signal (TMDS/DVI) to produce a plurality of picture signals and a synchronous signal, and multiple source driver, described source electrode driver respectively comprises at least one passage and directly connects described time schedule controller, in order to receive a corresponding picture signal.Wherein said time schedule controller comprises a sequential line, couples described source electrode driver, in order to transmit described synchronizing signal.Each picture signal comprises the view data of respective pixel in the described display panel, and described picture signal transmits with transistor logic (TTL) signal format string type ground.
Described passage respectively comprises three transmission lines, and each is in order to transmit a first transistor logical signal, a transistor seconds logical signal and one the 3rd transistor logic signal.Described the first transistor logical signal transmits red data serially, and described transistor seconds logical signal transmits green data serially, and described the 3rd transistor logic signal transmits blue data serially.Described first, second and third transistor logic signal does not need Dc bias.Described transistor logic signal can be a kind of complementary metal oxide semiconductor (CMOS) (CMOS) logical signal.
Beneficial effect of the present invention is that the present invention has saved the wiring number of display panel, and has reduced current drain, has promoted the EMI characteristic.
Description of drawings
Fig. 1 is existing first generation display panel framework;
Fig. 2 is existing Improvement type display panel framework;
Fig. 3 is existing point-to-point display panel framework;
Fig. 4 a is the display panel framework map of one of embodiment of the invention;
Fig. 4 b is the display panel framework map of another embodiment of the present invention;
Fig. 5 is the graph of a relation of transfer rate and resolution.
Symbol description:
102～time schedule controller, 104～source electrode driver
106～character used in proper names and in rendering some foreign names agate reference voltage table 202～time schedule controller
204～source electrode driver, 206～character used in proper names and in rendering some foreign names agate reference voltage table
208～terminal impedance, 302～time schedule controller
304～source electrode driver, 306～character used in proper names and in rendering some foreign names agate reference voltage table
308～terminal impedance, 402～time schedule controller
404～source electrode driver, 406～character used in proper names and in rendering some foreign names agate reference voltage table
408～source electrode driver
Embodiment
Fig. 4 a is the display panel framework map of one of embodiment of the invention.Have exclusive transmission line to connect between each source electrode driver 404 and the time schedule controller 402, promptly R1, G1, B1 are to R8, G8, B8, and each transmission line distinctly transmits redness, green or blue signal.Described time schedule controller 402 comprises a CLK in addition and connects each source electrode driver 404, in order to synchronous clock signal to be provided.Described display panel still comprises a character used in proper names and in rendering some foreign names agate reference voltage table 406, connects each source electrode driver 404, in order to character used in proper names and in rendering some foreign names agate correction parameter to be provided.Time schedule controller 402 has used 8 * 3 transmission lines altogether in the present embodiment, and grey exponent number can not be limited to six.In addition, the signal between time schedule controller 402 and the source electrode driver 404 is CMOS (Complementary Metal Oxide Semiconductor) (CMOS) signal, compared to the RSDS signal, can reduce current drain, obtains good EMI characteristic.Wherein said R, G, B line do not limit and only transmit R-G-B signals, therefore described character used in proper names and in rendering some foreign names agate reference voltage table 406 not necessarily will independently exist, can produce character used in proper names and in rendering some foreign names agate correction signal by time schedule controller 402, be sent to source electrode driver 404 through described exclusive R, G, B line.
Fig. 4 b is the display panel framework map of another embodiment of the present invention.Wherein comprise four source electrode drivers 408, each source electrode driver 408 respectively comprises two groups of R, G, the B transmission line connects time schedule controller 402.Therefore compared to the framework of 4a, the source electrode driver number of use has been saved half.Two source electrode drivers 404 that are equivalent among Fig. 4 a at this source electrode driver 408 combine.
Fig. 5 is the graph of a relation of transfer rate and resolution.Because each source electrode driver only depends on R, G, B transmission line, so the size of data volume has determined transfer rate.For a TCON, the rapid pulse rate is different with resolution at that time, under the XGA of 60Hz pattern, be 65MHz for example, the GTG of each color has six, the source electrode driver number is 8, and the rising edge of TCON clock pulse and drop edge all can be used to trigger pip, so the speed on each transmission line can be calculated and obtain 24.375MHz with following formula:
(clock pulse of time schedule controller * GTG figure place)/(number of source electrode driver * 2)
In sum, because the CMOS transmission signals does not need to apply extra Dc bias, with respect to differential wave, easier being applied to hanged down in the system of logic voltage (for example 1.8V).The present invention has saved the wiring number of display panel, and has reduced current drain, has promoted the EMI characteristic.
The embodiment that more than provides has highlighted many characteristics of the present invention.Though the present invention discloses as above with preferred embodiment, it is not in order to limiting scope of the present invention, and any those skilled in the art without departing from the spirit and scope of the present invention, can do various changes and retouching.The branch section header carried according to regulation of this instructions is not used in and limits that to carry in its content described scope, the especially background technology may not be the known invention that has disclosed in addition, and invention description is also non-in order to limit technical characterictic of the present invention.Protection scope of the present invention should be as the criterion with the scope that claims are asked for protection.
Claims (8)
1. a display panel is used for flat-panel screens, it is characterized in that comprising:
Time schedule controller is in order to receive a low-voltage differential signal, to produce a plurality of picture signals and a synchronous signal; And
Multiple source driver, described source electrode driver respectively comprise at least one passage and directly connect described time schedule controller, in order to receive a corresponding picture signal; Wherein
Described time schedule controller comprises a sequential line, couples described source electrode driver, in order to transmit described synchronizing signal;
Each picture signal comprises the view data of respective pixel in the described display panel; And
Described picture signal transmits on described passage with transistor logic signal format string type ground.
2. display panel according to claim 1 is characterized in that:
Described picture signal comprises red data, green data and blue data; And
Described passage respectively comprises three transmission lines, and each is in order to transmit a first transistor logical signal, a transistor seconds logical signal and one the 3rd transistor logic signal.
3. display panel according to claim 1 is characterized in that:
Described the first transistor logical signal transmits red data serially;
Described transistor seconds logical signal transmits green data serially; And
Described the 3rd transistor logic signal transmits blue data serially.
4. display panel according to claim 1 is characterized in that: also further comprise a character used in proper names and in rendering some foreign names agate reference voltage table, couple described source electrode driver, in order to character used in proper names and in rendering some foreign names agate correction parameter to be provided.
5. display panel according to claim 1 is characterized in that:
The Dc bias of described first, second and third transistor logic signal is zero.
6. display panel according to claim 1 is characterized in that, the frequency system of each transistor logic signal decides according to following formula:
(clock pulse of described time schedule controller * described GTG figure place)/(number of described source electrode driver * 2).
7. display panel according to claim 1 is characterized in that:
Each source electrode driver comprises two groups of passages and directly connects described time schedule controller.
8. display panel according to claim 1 is characterized in that:
Described transistor logic signal is the CMOS logic signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100734379A CN100386789C (en) | 2005-05-24 | 2005-05-24 | Display panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2005100734379A CN100386789C (en) | 2005-05-24 | 2005-05-24 | Display panel |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1725277A true CN1725277A (en) | 2006-01-25 |
| CN100386789C CN100386789C (en) | 2008-05-07 |
Family
ID=35924728
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2005100734379A Active CN100386789C (en) | 2005-05-24 | 2005-05-24 | Display panel |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100386789C (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101246670B (en) * | 2007-02-17 | 2010-06-16 | 联詠科技股份有限公司 | Serial data transmission method and correlated device used for display device |
| CN101441857B (en) * | 2007-11-20 | 2011-02-02 | 联咏科技股份有限公司 | Circuit apparatus capable of improving electromagnetic interference and correlation (related) method thereof |
| CN101572047B (en) * | 2008-05-04 | 2011-05-18 | 联咏科技股份有限公司 | Data synchronization method for display and correlative device |
| CN101197114B (en) * | 2006-12-04 | 2011-09-21 | 奇景光电股份有限公司 | Method of transmitting data from timing controller to source driving device in LCD |
| CN101609652B (en) * | 2008-06-17 | 2012-12-19 | 联咏科技股份有限公司 | Transmission interface and method for reducing power consumption and electromagnetic interference effect |
| CN107507576A (en) * | 2017-09-05 | 2017-12-22 | 深圳市华星光电半导体显示技术有限公司 | The sensing system and its analog-to-digital conversion error calibration method of oled panel |
| CN110570797A (en) * | 2018-06-05 | 2019-12-13 | 三星电子株式会社 | Display device and interfacing operation thereof |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2001134241A (en) * | 1999-11-08 | 2001-05-18 | Kyocera Corp | Liquid crystal display device |
| KR100706742B1 (en) * | 2000-07-18 | 2007-04-11 | 삼성전자주식회사 | Flat panel display apparatus |
| KR100769159B1 (en) * | 2000-12-28 | 2007-10-23 | 엘지.필립스 엘시디 주식회사 | Liquid crystal display device and method for driving the same |
| KR100841616B1 (en) * | 2001-12-31 | 2008-06-27 | 엘지디스플레이 주식회사 | Driving apparatus and its driving method of liquid crystal panel |
| JP3869777B2 (en) * | 2002-09-09 | 2007-01-17 | Ｎｅｃエレクトロニクス株式会社 | Liquid crystal display device and driving method thereof |
| KR100542767B1 (en) * | 2003-06-05 | 2006-01-20 | 엘지.필립스 엘시디 주식회사 | Method and Apparatus for Driving Liquid Crystal Display Device |
| KR100977217B1 (en) * | 2003-10-02 | 2010-08-23 | 엘지디스플레이 주식회사 | Apparatus and method driving liquid crystal display device |
-
2005
- 2005-05-24 CN CNB2005100734379A patent/CN100386789C/en active Active
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101197114B (en) * | 2006-12-04 | 2011-09-21 | 奇景光电股份有限公司 | Method of transmitting data from timing controller to source driving device in LCD |
| CN101246670B (en) * | 2007-02-17 | 2010-06-16 | 联詠科技股份有限公司 | Serial data transmission method and correlated device used for display device |
| CN101441857B (en) * | 2007-11-20 | 2011-02-02 | 联咏科技股份有限公司 | Circuit apparatus capable of improving electromagnetic interference and correlation (related) method thereof |
| CN101572047B (en) * | 2008-05-04 | 2011-05-18 | 联咏科技股份有限公司 | Data synchronization method for display and correlative device |
| CN101609652B (en) * | 2008-06-17 | 2012-12-19 | 联咏科技股份有限公司 | Transmission interface and method for reducing power consumption and electromagnetic interference effect |
| CN107507576A (en) * | 2017-09-05 | 2017-12-22 | 深圳市华星光电半导体显示技术有限公司 | The sensing system and its analog-to-digital conversion error calibration method of oled panel |
| CN107507576B (en) * | 2017-09-05 | 2019-10-11 | 深圳市华星光电半导体显示技术有限公司 | The sensing system and its analog-to-digital conversion error calibration method of oled panel |
| CN110570797A (en) * | 2018-06-05 | 2019-12-13 | 三星电子株式会社 | Display device and interfacing operation thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100386789C (en) | 2008-05-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4907797B2 (en) | Semiconductor integrated circuit and liquid crystal display device | |
| US6078318A (en) | Data transfer method, display driving circuit using the method, and image display apparatus | |
| CN100437747C (en) | Display device and driving method thereof | |
| KR101286541B1 (en) | Liquid crystal display | |
| CN1725277A (en) | Display panel | |
| US20090140976A1 (en) | Display apparatus and method of driving the same | |
| US8723894B2 (en) | Data processing device having a RGBW generator and a frame rate conversion and method of driving the same | |
| KR100381862B1 (en) | Liquid crystal display device | |
| US6670940B2 (en) | Flat panel display and drive method thereof | |
| JP2002287109A (en) | Flat-board display device | |
| US8717271B2 (en) | Liquid crystal display having an inverse polarity between a common voltage and a data signal | |
| CN104599654B (en) | Chromacoder and method, signal generating system and display device | |
| US10490152B2 (en) | Display device with source integrated circuits having different channel numbers | |
| WO2020207144A1 (en) | Display apparatus, image display method, and electronic device | |
| CN114267293B (en) | Display device and display method thereof | |
| KR20020040143A (en) | Liquid crystal display device | |
| WO2021150038A1 (en) | Four-way dual scanning electronic display board capable of scan control | |
| CN115762389A (en) | Display panel and electronic terminal | |
| CN1466123A (en) | Image display device | |
| WO2016059856A1 (en) | Display device and method for processing data for display device | |
| WO2020258422A1 (en) | Liquid crystal panel, system board and active matrix display device | |
| CN113963650B (en) | Driving device and display apparatus | |
| CN103886824A (en) | Transparent display device and method of driving the same | |
| CN115862512A (en) | Source driver, configuration method and electronic device | |
| CN1499473A (en) | Liquid crystal display possessing configuration of circuit for driving data wire |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| ASS | Succession or assignment of patent right |
Owner name: YOUDA PHOTOELECTRIC CO., LTD. Free format text: FORMER OWNER: GUANGHUI ELECTRONIC CO., LTD. Effective date: 20071130 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20071130 Address after: Hsinchu city of Taiwan Province Applicant after: AU Optronics Corporation Address before: Taoyuan County of Taiwan Province Applicant before: Guanghui Electronic Co., Ltd. |
|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |