Display panel
Technical field
A kind of flat-panel screens that relates to of the present invention especially relates to the display panel framework that is used for flat-panel screens.
Background technology
Fig. 1 is existing first generation display panel framework, comprise time schedule controller 102 and comprise LVDS (Low Voltage Differential Signal)/TMDS (TransitionMinimized Differential Signaling)/DVI (Digital Video Interface) signal in order to receive differential wave, and two groups of buses, each 104 of multiple source driver by correspondence couples jointly, for example odd number source electrode driver 104 is shared a bus, and coupling is counted source electrode driver 104 and shared another bus.Being six with GTG is example, and each source electrode driver 104 needs RGB totally ten eight transmission lines, and two groups of buses of then described time schedule controller 102 have been used 36 transmission lines altogether.In like manner, if GTG is eight, then need 48 lines altogether.Described time schedule controller 102 receives after the LVDS/TMDS/DVI signal, utilizes described transmission line to transfer data to described source electrode driver 104 with transistor logic signal (TTL) 3.3V or 5V.Character used in proper names and in rendering some foreign names agate reference voltage table 106 item is to be used to provide character used in proper names and in rendering some foreign names agate correction parameter.
Fig. 2 is existing Improvement type display panel framework.Time schedule controller 202 comprises one group of bus, and adds terminal impedance 208 at two ends.And all source electrode drivers 204 couple this group bus jointly.Employed number of transmission lines has been saved half compared with the framework of Fig. 1, and being six with GTG is example, and described time schedule controller 202 couples whole source electrode drivers 204 with 18 transmission lines.Described time schedule controller 202 has received after the LVDS/TMDS/DVI signal, utilizes described transmission line to transfer data to described source electrode driver 204 with small size swing differential signal (RSDS).Character used in proper names and in rendering some foreign names agate reference voltage table 206 item is to be used to provide character used in proper names and in rendering some foreign names agate correction parameter.
Fig. 3 is existing point-to-point display panel framework.Time schedule controller 302 is to linking with exclusive transmission line between each source electrode driver 304, and described transmission line is with the PPDS signal conveys data.Because of transmission line has specificity, need on same bus, not share clock pulse, so transfer rate increases, only need the minority transmission line just can transmit red bluish-green data, or even extra control signal.Character used in proper names and in rendering some foreign names agate reference voltage table 306 item is to be used to provide character used in proper names and in rendering some foreign names agate correction parameter.
Though PPDS has reduced needed number of transmission lines, reduce the laminate cost of manufacture, but still need extra Dc bias electric current, therefore be not suitable on the Portable low power consumption product.In addition, logic voltage makes the reality of differential wave make difficulty more along with technical progress is reduced to 1.8V/1.5V from 5V.
Summary of the invention
The invention provides a kind of display panel framework of flat-panel screens.In one embodiment, described display panel comprises time schedule controller, in order to receive a differential wave (LVDS/TMDS/DVI) to produce a plurality of picture signals and a synchronous signal, and multiple source driver, described source electrode driver respectively comprises at least one passage and directly connects described time schedule controller, in order to receive a corresponding picture signal.Wherein said time schedule controller comprises a sequential line, couples described source electrode driver, in order to transmit described synchronizing signal.Each picture signal comprises the view data of respective pixel in the described display panel, and described picture signal transmits with transistor logic (TTL) signal format string type ground; The frequency of each transistor logic signal is decided according to following formula:
(the clock pulse speed of described time schedule controller * described GTG figure place)/(number of described source electrode driver * 2).
Described passage respectively comprises three transmission lines, and each is in order to transmit a first transistor logical signal, a transistor seconds logical signal and one the 3rd transistor logic signal.Described the first transistor logical signal transmits red data serially, and described transistor seconds logical signal transmits green data serially, and described the 3rd transistor logic signal transmits blue data serially.Described first, second and third transistor logic signal does not need Dc bias.
Beneficial effect of the present invention is that the present invention has saved the wiring number of display panel, and has reduced current drain.
Description of drawings
Fig. 1 is existing first generation display panel framework;
Fig. 2 is existing Improvement type display panel framework;
Fig. 3 is existing point-to-point display panel framework;
Fig. 4 a is the display panel framework map of one of embodiment of the invention;
Fig. 4 b is the display panel framework map of another embodiment of the present invention;
Fig. 5 is the graph of a relation of transfer rate and resolution.
Symbol description:
102~time schedule controller, 104~source electrode driver
106~character used in proper names and in rendering some foreign names agate reference voltage table 202~time schedule controller
204~source electrode driver, 206~character used in proper names and in rendering some foreign names agate reference voltage table
208~terminal impedance, 302~time schedule controller
304~source electrode driver, 306~character used in proper names and in rendering some foreign names agate reference voltage table
308~terminal impedance, 402~time schedule controller
404~source electrode driver, 406~character used in proper names and in rendering some foreign names agate reference voltage table
408~source electrode driver
Embodiment
Fig. 4 a is the display panel framework map of one of embodiment of the invention.There is exclusive transmission line to connect between each source electrode driver 404 and the time schedule controller 402, i.e. R1, G1, B1R8, G8, B8, each transmission line distinctly transmits redness, green or blue signal.Described time schedule controller 402 comprises a CLK in addition and connects each source electrode driver 404, in order to synchronous clock signal to be provided.Described display panel still comprises a character used in proper names and in rendering some foreign names agate reference voltage table 406, connects each source electrode driver 404, in order to character used in proper names and in rendering some foreign names agate correction parameter to be provided.Time schedule controller 402 has used 8 * 3 transmission lines altogether in the present embodiment, and grey exponent number can not be limited to six.In addition, the TTL signal between time schedule controller 402 and the source electrode driver 404 can be CMOS (Complementary Metal Oxide Semiconductor) (CMOS) signal, compared to the RSDS signal, can reduce current drain.Wherein said R, G, B line do not limit and only transmit R-G-B signals, therefore described character used in proper names and in rendering some foreign names agate reference voltage table 406 not necessarily will independently exist, can produce character used in proper names and in rendering some foreign names agate correction signal by time schedule controller 402, be sent to source electrode driver 404 through described exclusive R, G, B line.
Fig. 4 b is the display panel framework map of another embodiment of the present invention.Wherein comprise four source electrode drivers 408, each source electrode driver 408 respectively comprises two groups of R, G, the B transmission line connects time schedule controller 402.Therefore compared to the framework of 4a, the source electrode driver number of use has been saved half.Two source electrode drivers 404 that are equivalent among Fig. 4 a at this source electrode driver 408 combine.
Fig. 5 is the graph of a relation of transfer rate and resolution.Because each source electrode driver only depends on R, G, B transmission line, so the size of data volume has determined transfer rate.For a TCON, the rapid pulse rate is different with resolution at that time, under the XGA of 60Hz pattern, be 65MHz for example, the GTG of each color has six, the source electrode driver number is 8, and the rising edge of TCON clock pulse and drop edge all can be used to trigger pip, so the speed on each transmission line can be calculated and obtain 24.375MHz with following formula:
(clock pulse of time schedule controller * GTG figure place)/(number of source electrode driver * 2)
In sum, because the TTL transmission signals does not need to apply extra Dc bias, with respect to differential wave, easier being applied to hanged down in the system of logic voltage (for example 1.8V).The present invention has saved the wiring number of display panel, and has reduced current drain.
The embodiment that more than provides has highlighted many characteristics of the present invention.Though the present invention discloses as above with preferred embodiment, it is not in order to limiting scope of the present invention, and any those skilled in the art without departing from the spirit and scope of the present invention, can do various changes and retouching.The branch section header carried according to regulation of this instructions is not used in and limits that to carry in its content described scope, the especially background technology may not be the known invention that has disclosed in addition, and invention description is also non-in order to limit technical characterictic of the present invention.Protection scope of the present invention should be as the criterion with the scope that claims are asked for protection.